DE2331589A1 - Datenverarbeitungsanordnung - Google Patents

Datenverarbeitungsanordnung

Info

Publication number
DE2331589A1
DE2331589A1 DE2331589A DE2331589A DE2331589A1 DE 2331589 A1 DE2331589 A1 DE 2331589A1 DE 2331589 A DE2331589 A DE 2331589A DE 2331589 A DE2331589 A DE 2331589A DE 2331589 A1 DE2331589 A1 DE 2331589A1
Authority
DE
Germany
Prior art keywords
address
memory
memory block
register
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE2331589A
Other languages
German (de)
English (en)
Inventor
William E Woods
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2331589A1 publication Critical patent/DE2331589A1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE2331589A 1972-06-20 1973-06-20 Datenverarbeitungsanordnung Pending DE2331589A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US26463972A 1972-06-20 1972-06-20

Publications (1)

Publication Number Publication Date
DE2331589A1 true DE2331589A1 (de) 1974-01-17

Family

ID=23006960

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2331589A Pending DE2331589A1 (de) 1972-06-20 1973-06-20 Datenverarbeitungsanordnung

Country Status (7)

Country Link
US (1) US3786432A (US07922777-20110412-C00004.png)
JP (1) JPS5634951B2 (US07922777-20110412-C00004.png)
AU (1) AU5587473A (US07922777-20110412-C00004.png)
CA (1) CA987407A (US07922777-20110412-C00004.png)
DE (1) DE2331589A1 (US07922777-20110412-C00004.png)
FR (1) FR2190292A5 (US07922777-20110412-C00004.png)
GB (1) GB1438517A (US07922777-20110412-C00004.png)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3889243A (en) * 1973-10-18 1975-06-10 Ibm Stack mechanism for a data processor
US4202035A (en) * 1977-11-25 1980-05-06 Mcdonnell Douglas Corporation Modulo addressing apparatus for use in a microprocessor
JPS5489449A (en) * 1977-12-27 1979-07-16 Toshiba Corp Multiplier circuit
US4358829A (en) * 1980-04-14 1982-11-09 Sperry Corporation Dynamic rank ordered scheduling mechanism
US4504925A (en) * 1982-01-18 1985-03-12 M/A-Com Linkabit, Inc. Self-shifting LIFO stack
US4530049A (en) * 1982-02-11 1985-07-16 At&T Bell Laboratories Stack cache with fixed size stack frames
US4553203A (en) * 1982-09-28 1985-11-12 Trw Inc. Easily schedulable horizontal computer
US4811201A (en) * 1982-09-28 1989-03-07 Trw Inc. Interconnect circuit
GB2136170A (en) * 1983-03-03 1984-09-12 Electronic Automation Ltd Method and apparatus for accessing a memory system
US4980821A (en) * 1987-03-24 1990-12-25 Harris Corporation Stock-memory-based writable instruction set computer having a single data bus
US5053952A (en) * 1987-06-05 1991-10-01 Wisc Technologies, Inc. Stack-memory-based writable instruction set computer having a single data bus
US5423015A (en) * 1988-10-20 1995-06-06 Chung; David S. F. Memory structure and method for shuffling a stack of data utilizing buffer memory locations
US5107457A (en) * 1989-04-03 1992-04-21 The Johns Hopkins University Stack data cache having a stack management hardware with internal and external stack pointers and buffers for handling underflow and overflow stack
US5142635A (en) * 1989-04-07 1992-08-25 Intel Corporation Method and circuitry for performing multiple stack operations in succession in a pipelined digital computer
JPH036735A (ja) * 1989-06-05 1991-01-14 Matsushita Electric Ind Co Ltd データ処理装置
JPH0785224B2 (ja) * 1989-10-23 1995-09-13 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン スタツク制御装置及びスタツク制御方法
US5412782A (en) * 1992-07-02 1995-05-02 3Com Corporation Programmed I/O ethernet adapter with early interrupts for accelerating data transfer
US5539893A (en) * 1993-11-16 1996-07-23 Unisys Corporation Multi-level memory and methods for allocating data most likely to be used to the fastest memory level
US6151661A (en) * 1994-03-03 2000-11-21 International Business Machines Corporation Cache memory storage space management system and method
US5893148A (en) * 1994-03-03 1999-04-06 International Business Machines Corporation System and method for allocating cache memory storage space
US5625800A (en) * 1994-06-30 1997-04-29 Adaptec, Inc. SCB array external to a host adapter integrated circuit
US5564023A (en) * 1994-06-30 1996-10-08 Adaptec, Inc. Method for accessing a sequencer control block by a host adapter integrated circuit
EP0772818A1 (en) * 1995-05-26 1997-05-14 National Semiconductor Corporation Apparatus and method for executing pop instructions
US6185597B1 (en) * 1995-06-07 2001-02-06 Microsoft Corporation Method and system for expanding a buried stack frame
JP2850808B2 (ja) * 1995-10-31 1999-01-27 日本電気株式会社 データ処理装置およびデータ処理方法
DE69816775T2 (de) * 1997-08-18 2004-05-27 Koninklijke Philips Electronics N.V. Vorrichtung zur datenverarbeitung mit stapelstruktur
US5958039A (en) * 1997-10-28 1999-09-28 Microchip Technology Incorporated Master-slave latches and post increment/decrement operations
US7028163B2 (en) * 1998-06-22 2006-04-11 Samsung Electronics, Co., Ltd. Apparatus for controlling multi-word stack operations using a multi-bank stack in digital data processors
US6349383B1 (en) * 1998-09-10 2002-02-19 Ip-First, L.L.C. System for combining adjacent push/pop stack program instructions into single double push/pop stack microinstuction for execution
JP2002014809A (ja) * 2000-06-28 2002-01-18 Mitsubishi Electric Corp マイクロプロセッサ並びにアセンブラ、その方法およびそのプログラムを記録した記録媒体
US8397883B2 (en) 2001-10-25 2013-03-19 Lord Corporation Brake with field responsive material
CN102193868B (zh) * 2010-03-10 2013-06-19 上海海尔集成电路有限公司 数据堆栈存储电路及微控制器
US10474465B2 (en) 2014-05-01 2019-11-12 Netronome Systems, Inc. Pop stack absolute instruction

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3200379A (en) * 1961-01-23 1965-08-10 Burroughs Corp Digital computer
US3234524A (en) * 1962-05-28 1966-02-08 Ibm Push-down memory
US3251042A (en) * 1962-06-14 1966-05-10 Burroughs Corp Digital computer
US3496550A (en) * 1967-02-27 1970-02-17 Burroughs Corp Digital processor with variable field length operands using a first and second memory stack
US3546677A (en) * 1967-10-02 1970-12-08 Burroughs Corp Data processing system having tree structured stack implementation
US3461434A (en) * 1967-10-02 1969-08-12 Burroughs Corp Stack mechanism having multiple display registers
US3553651A (en) * 1967-12-06 1971-01-05 Singer General Precision Memory storage system
BE755666A (fr) * 1969-09-18 1971-02-15 Burroughs Corp Memoire tampon pour entree d'ordinateur

Also Published As

Publication number Publication date
JPS4958721A (US07922777-20110412-C00004.png) 1974-06-07
GB1438517A (en) 1976-06-09
AU5587473A (en) 1974-11-21
CA987407A (en) 1976-04-13
JPS5634951B2 (US07922777-20110412-C00004.png) 1981-08-13
FR2190292A5 (US07922777-20110412-C00004.png) 1974-01-25
US3786432A (en) 1974-01-15

Similar Documents

Publication Publication Date Title
DE2331589A1 (de) Datenverarbeitungsanordnung
DE2656546C2 (de) Datenblock-Austauschanordnung
DE2515696C2 (de) Datenverarbeitungssystem
DE3789122T2 (de) Datenverarbeitungsvorrichtung.
DE4019135C2 (de) Serieller Speicher auf RAM-Basis mit parallelem Voraus-Lesen und Verfahren zum Speichern von Datenelementen in eine serielle Speichervorrichtung
DE1901343C3 (de) Datenverarbeitungsanlage zur Ausführung von Mateirenrechnungen
DE2463200C2 (US07922777-20110412-C00004.png)
DE2523414B2 (de) Hierarchische Speicheranordnung mit mehr als zwei Speicherstufen
DE3327379A1 (de) Einrichtung und verfahren zum umordnen von datensaetzen
DE2718110A1 (de) Datenverarbeitungseinheit
DE1774052B1 (de) Rechner
DE2551238A1 (de) Informationsuebertragungseinrichtung
DE2221442A1 (de) Assoziativspeicher
DE1285218B (de) Datenverarbeitungsanlage
DE2610428C3 (de) Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher
DE3000012A1 (de) Schaltungsanordnung zur ausfuehrung eines uebertragungsbefehls in einer datenverarbeitungsanlage
DE2110458C3 (de) Speicheranordnung in einem datenverarbeitenden System
DE2404887C2 (de) Schaltungsanordnung für den Informationsaustausch mit einem Rechner
DE1296429B (de) Datenbearbeitungsanlage
DE1250489B (de) I Schaltungsanordnung zur Einspei cherung von Leerstellen-Kennworten in einen assoziativen Speicher
DE1499286B2 (de) Datenbearbeitungsanlage
DE1474042B2 (de) Datenspeichersystem zur Ein und Ausspeicherung von in Ketten zu sammengefaßten Daten unterschiedlicher Feldlange
DE2519195A1 (de) Assoziativspeicher
DE1524878A1 (de) Verfahren zum Erzeugen von Steuersignalen fuer die Steuerung adressierbarer Speicher
DE1549454A1 (de) Einrichtung zur abgerundeten Anzeige einer gespeicherten Zahl

Legal Events

Date Code Title Description
OHA Expiration of time for request for examination