DE2115296A1 - Verfahren zum Gravieren bzw. Ätzen einer leitfahigen Schicht auf einem Isolator - Google Patents

Verfahren zum Gravieren bzw. Ätzen einer leitfahigen Schicht auf einem Isolator

Info

Publication number
DE2115296A1
DE2115296A1 DE19712115296 DE2115296A DE2115296A1 DE 2115296 A1 DE2115296 A1 DE 2115296A1 DE 19712115296 DE19712115296 DE 19712115296 DE 2115296 A DE2115296 A DE 2115296A DE 2115296 A1 DE2115296 A1 DE 2115296A1
Authority
DE
Germany
Prior art keywords
conductive layer
layer
engraving
film
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19712115296
Other languages
German (de)
English (en)
Inventor
Yves La Celle Saint-Cloud; Sineau Michel Sartrouville; Thorn (Frankreich). P C23fl-02
Original Assignee
Cii
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cii filed Critical Cii
Publication of DE2115296A1 publication Critical patent/DE2115296A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00Etching metallic material by chemical means
    • C23F1/02Local etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N97/00Electric solid-state thin-film or thick-film devices, not otherwise provided for
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0562Details of resist
    • H05K2203/0577Double layer of resist having the same pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0562Details of resist
    • H05K2203/0597Resist applied over the edges or sides of conductors, e.g. for protection during etching or plating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/062Etching masks consisting of metals or alloys or metallic inorganic compounds

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • ing And Chemical Polishing (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Laminated Bodies (AREA)
DE19712115296 1970-04-17 1971-03-30 Verfahren zum Gravieren bzw. Ätzen einer leitfahigen Schicht auf einem Isolator Withdrawn DE2115296A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7013995A FR2088595A5 (enrdf_load_stackoverflow) 1970-04-17 1970-04-17

Publications (1)

Publication Number Publication Date
DE2115296A1 true DE2115296A1 (de) 1971-11-11

Family

ID=9054166

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19712115296 Withdrawn DE2115296A1 (de) 1970-04-17 1971-03-30 Verfahren zum Gravieren bzw. Ätzen einer leitfahigen Schicht auf einem Isolator

Country Status (3)

Country Link
DE (1) DE2115296A1 (enrdf_load_stackoverflow)
FR (1) FR2088595A5 (enrdf_load_stackoverflow)
GB (1) GB1288349A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12402239B2 (en) 2021-01-30 2025-08-26 Rolls-Royce Deutschland Ltd & Co Kg Electronic device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1299837A (en) * 1971-12-02 1972-12-13 Standard Telephones Cables Ltd Method of producing electrical interconnection patterns

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12402239B2 (en) 2021-01-30 2025-08-26 Rolls-Royce Deutschland Ltd & Co Kg Electronic device

Also Published As

Publication number Publication date
FR2088595A5 (enrdf_load_stackoverflow) 1972-01-07
GB1288349A (enrdf_load_stackoverflow) 1972-09-06

Similar Documents

Publication Publication Date Title
DE2939963C2 (de) Verfahren zur Ausbildung von Elektrodenmustern
DE2424338A1 (de) Verfahren zum aufbringen von mustern duenner filme auf einem substrat
DE2362241A1 (de) Elektrische vorrichtung mit duennschichtwiderstaenden und verfahren zu ihrer herstellung
DE3604368A1 (de) Verfahren zur herstellung eines duennfilm-transistors
DE2636971A1 (de) Verfahren zum herstellen einer isolierenden schicht mit ebener oberflaeche auf einem substrat
DE2709933A1 (de) Verfahren zum herstellen durchgehender metallischer verbindungen zwischen mehreren metallisierungsebenen in halbleitervorrichtungen
DE2047799C3 (de) Mehrlagige Leiterschichten auf einem Halbleitersubstrat und Verfahren zum Herstellen derartiger mehrlagiger Leiterschichten
EP0016251A1 (de) Elektronische Dünnschichtschaltung und deren Herstellungsverfahren
DE2432719B2 (de) Verfahren zum erzeugen von feinen strukturen aus aufdampfbaren materialien auf einer unterlage und anwendung des verfahrens
DE2304685C3 (de) Verfahren zur Herstellung mikroskopisch kleiner Metall- oder Metallegierungs-Strukturen
DE2315710A1 (de) Verfahren zum herstellen einer halbleiteranordnung
DE1258941B (de) Verfahren zur Herstellung von mehrschichtigen Duennfilmschaltungsplatten
DE2504500A1 (de) Verfahren zur herstellung eines musters aus einer oder mehreren schichten auf einer unterlage durch oertliche entfernung dieser schicht oder schichten durch sputteraetzen und gegenstaende, insbesondere halbleiteranordnungen, die unter verwendung dieses verfahrens hergestellt sind
DE2115296A1 (de) Verfahren zum Gravieren bzw. Ätzen einer leitfahigen Schicht auf einem Isolator
DE3034980A1 (de) Verfahren zur herstellung von verbundkoerpern
DE1123723B (de) Verfahren zum Herstellen gedruckter Schaltungen
DE3232837A1 (de) Verfahren zum herstellen einer 2-ebenen-metallisierung fuer halbleiterbauelemente, insbesondere fuer leistungshalbleiterbauelemente wie thyristoren
DE2054391A1 (de) Zinnoxid Atzverfahren
DE2541675A1 (de) Verfahren zum aetzen von zinn- oder indium-dioxyd
DE1764660A1 (de) Verfahren zur Beseitung von Kurzschluessen zwischen einander gegenueberliegenden duennen metallischen Schichten
DE2057204C3 (de) Verfahren zur Herstellung von Metall-Halbleiterkontakten
DE1947026B2 (de) Verfahren zum Herstellen von Metallkontakten an Halbleiterbauelementen
DE2703473C2 (enrdf_load_stackoverflow)
DE908695C (de) Verfahren zum Abloesen duenner Metallschichten von ihren Unterlagen
DE1790025B1 (de) Verfahren zur herstellung galvanisch verstaerkter m etallischer mikrostrukturen

Legal Events

Date Code Title Description
OGA New person/name/address of the applicant
8139 Disposal/non-payment of the annual fee