DE2060348C3 - Verfahren zur Herstellung einer Halbleiteranordnung - Google Patents
Verfahren zur Herstellung einer HalbleiteranordnungInfo
- Publication number
- DE2060348C3 DE2060348C3 DE2060348A DE2060348A DE2060348C3 DE 2060348 C3 DE2060348 C3 DE 2060348C3 DE 2060348 A DE2060348 A DE 2060348A DE 2060348 A DE2060348 A DE 2060348A DE 2060348 C3 DE2060348 C3 DE 2060348C3
- Authority
- DE
- Germany
- Prior art keywords
- base
- zone
- emitter
- strip
- areas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/177—Base regions of bipolar transistors, e.g. BJTs or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/051—Manufacture or treatment of vertical BJTs
- H10D10/056—Manufacture or treatment of vertical BJTs of vertical BJTs having the main current going through the whole substrate, e.g. power BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H10P95/00—
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/011—Bipolar transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/106—Masks, special
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/965—Shaped junction formation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB6172969 | 1969-12-18 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| DE2060348A1 DE2060348A1 (de) | 1971-06-24 |
| DE2060348B2 DE2060348B2 (de) | 1977-10-06 |
| DE2060348C3 true DE2060348C3 (de) | 1978-05-24 |
Family
ID=10487378
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2060348A Expired DE2060348C3 (de) | 1969-12-18 | 1970-12-08 | Verfahren zur Herstellung einer Halbleiteranordnung |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US3704177A (OSRAM) |
| BE (1) | BE760417A (OSRAM) |
| CH (1) | CH519790A (OSRAM) |
| DE (1) | DE2060348C3 (OSRAM) |
| ES (1) | ES386515A1 (OSRAM) |
| FR (1) | FR2116324B1 (OSRAM) |
| GB (1) | GB1324507A (OSRAM) |
| NL (1) | NL7018159A (OSRAM) |
| SE (1) | SE355895B (OSRAM) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226433B2 (OSRAM) * | 1971-09-18 | 1977-07-14 | ||
| US3853633A (en) * | 1972-12-04 | 1974-12-10 | Motorola Inc | Method of making a semi planar insulated gate field-effect transistor device with implanted field |
| FR2241875B1 (OSRAM) * | 1973-08-21 | 1977-09-09 | Radiotechnique Compelec | |
| US3948694A (en) * | 1975-04-30 | 1976-04-06 | Motorola, Inc. | Self-aligned method for integrated circuit manufacture |
| US4337475A (en) * | 1979-06-15 | 1982-06-29 | Gold Star Semiconductor, Ltd. | High power transistor with highly doped buried base layer |
| FR2480503A1 (fr) * | 1980-04-14 | 1981-10-16 | Silicium Semiconducteur Ssc | Transistor de commutation pour forte puissance |
| JPS5799771A (en) * | 1980-12-12 | 1982-06-21 | Hitachi Ltd | Semiconductor device |
-
1970
- 1970-10-28 GB GB6172969A patent/GB1324507A/en not_active Expired
- 1970-12-08 DE DE2060348A patent/DE2060348C3/de not_active Expired
- 1970-12-12 NL NL7018159A patent/NL7018159A/xx unknown
- 1970-12-14 FR FR7044936A patent/FR2116324B1/fr not_active Expired
- 1970-12-15 US US98320A patent/US3704177A/en not_active Expired - Lifetime
- 1970-12-15 CH CH1856070A patent/CH519790A/de not_active IP Right Cessation
- 1970-12-15 SE SE17000/70A patent/SE355895B/xx unknown
- 1970-12-16 BE BE760417A patent/BE760417A/xx unknown
- 1970-12-16 ES ES386515A patent/ES386515A1/es not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| NL7018159A (OSRAM) | 1971-06-22 |
| ES386515A1 (es) | 1973-11-16 |
| US3704177A (en) | 1972-11-28 |
| FR2116324B1 (OSRAM) | 1976-09-03 |
| FR2116324A1 (OSRAM) | 1972-07-13 |
| CH519790A (de) | 1972-02-29 |
| DE2060348B2 (de) | 1977-10-06 |
| DE2060348A1 (de) | 1971-06-24 |
| BE760417A (OSRAM) | 1971-06-16 |
| GB1324507A (en) | 1973-07-25 |
| SE355895B (OSRAM) | 1973-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2056220C3 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE2711562C3 (de) | Halbleiterbauelement und Verfahren zu seiner Herstellung | |
| DE2235533C3 (de) | Halbleiterbauelement mit einem Ladungsspeicherelement | |
| DE2745857C2 (OSRAM) | ||
| DE2160427C3 (OSRAM) | ||
| DE112015001055B4 (de) | Halbleitereinheit und Verfahren zur Herstellung einer Halbleitereinheit | |
| DE3882849T2 (de) | Anordnungen mit cmos-isolator-substrat mit niedriger streuung und verfahren zu deren herstellung. | |
| DE2652253A1 (de) | Verfahren zum herstellen von halbleiterbauelementen | |
| DE2553838B2 (de) | Verfahren zur herstellung von anreicherungs-feldeffektransistoren | |
| DE2060333C3 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit einem Feldeffekttransistor mit isolierter Gateelektrode | |
| DE3043913A1 (de) | Halbleiteranordnung und verfahren zu ihrer herstellung | |
| DE1938365A1 (de) | Verfahren zum Herstellen integrierter Schaltungen | |
| DE4114174A1 (de) | Leistungstransistorbauteil sowie verfahren zu seiner herstellung | |
| DE2812740A1 (de) | Verfahren zum herstellen einer vertikalen, bipolaren integrierten schaltung | |
| DE2734694A1 (de) | Isolierschicht-feldeffekttransistor mit kleiner kanallaenge und verfahren zu seiner herstellung | |
| DE3726842A1 (de) | Verfahren zur herstellung von vergrabenen oxidschichten und mos-transistor | |
| DE3116268C2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE2262024A1 (de) | Verfahren zur herstellung von halbleiterbauelementen bzw. halbleiterschaltungen | |
| DE1544275C3 (de) | Verfahren zur Ausbildung von Zonen unterschiedlicher Leitfähigkeit in Halbleiterkristallen durch Ionenimplantation | |
| DE69429913T2 (de) | Verfahren zur Herstellung eines Leistungsbauteils in MOS-Technik | |
| DE3027599C2 (OSRAM) | ||
| DE2243592A1 (de) | Verfahren zur herstellung einer halbleiteranordnung und durch dieses verfahren hergestellte halbleiteranordnung | |
| DE1764847B2 (de) | Verfahren zum Herstellen einer Halbleiteranordnung | |
| DE3015782C2 (de) | Verfahren zur Herstellung eines Feldeffekttransistors mit isolierter Steuerelektrode | |
| DE2447354A1 (de) | Verfahren zur herstellung eines feldeffekttransistors |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C3 | Grant after two publication steps (3rd publication) | ||
| 8339 | Ceased/non-payment of the annual fee |