DE2032317A1 - Elektrische Leiter fur Halbleiter anordnungen - Google Patents

Elektrische Leiter fur Halbleiter anordnungen

Info

Publication number
DE2032317A1
DE2032317A1 DE19702032317 DE2032317A DE2032317A1 DE 2032317 A1 DE2032317 A1 DE 2032317A1 DE 19702032317 DE19702032317 DE 19702032317 DE 2032317 A DE2032317 A DE 2032317A DE 2032317 A1 DE2032317 A1 DE 2032317A1
Authority
DE
Germany
Prior art keywords
layer
metal
strip
conductor
electrical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19702032317
Other languages
German (de)
English (en)
Inventor
Leonard Shrub Oak Rosenberg Robert PeekskiU Totta Paul Anthony Poughkeepsie N Y Berenbaum (V St A) HOIj
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2032317A1 publication Critical patent/DE2032317A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Conductive Materials (AREA)
  • Electroplating Methods And Accessories (AREA)
DE19702032317 1969-06-30 1970-06-30 Elektrische Leiter fur Halbleiter anordnungen Withdrawn DE2032317A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US83783669A 1969-06-30 1969-06-30

Publications (1)

Publication Number Publication Date
DE2032317A1 true DE2032317A1 (de) 1971-01-07

Family

ID=25275578

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19702032317 Withdrawn DE2032317A1 (de) 1969-06-30 1970-06-30 Elektrische Leiter fur Halbleiter anordnungen

Country Status (6)

Country Link
JP (1) JPS4936517B1 (enrdf_load_stackoverflow)
AU (1) AU1678170A (enrdf_load_stackoverflow)
CA (1) CA945690A (enrdf_load_stackoverflow)
DE (1) DE2032317A1 (enrdf_load_stackoverflow)
FR (1) FR2048038B1 (enrdf_load_stackoverflow)
GB (1) GB1305236A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7241649B2 (ja) * 2019-09-06 2023-03-17 株式会社東芝 半導体装置およびその製造方法
CN115966472A (zh) * 2022-12-21 2023-04-14 福建闽航电子有限公司 一种cbcc型陶瓷外壳封装体的制造方法及陶瓷外壳封装体

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1540581A (fr) * 1966-12-30 1968-09-27 Texas Instruments Inc Circuit intégré à contacts ohmiques et à interconnexions à niveaux multiples

Also Published As

Publication number Publication date
GB1305236A (enrdf_load_stackoverflow) 1973-01-31
AU1678170A (en) 1972-01-06
FR2048038B1 (enrdf_load_stackoverflow) 1974-05-03
CA945690A (en) 1974-04-16
FR2048038A1 (enrdf_load_stackoverflow) 1971-03-19
JPS4936517B1 (enrdf_load_stackoverflow) 1974-10-01

Similar Documents

Publication Publication Date Title
DE2048915C3 (de) Verfahren zum Herstellen eines metallischen Musters für eine Halbleiteranordnung
EP0016925B1 (de) Verfahren zum Aufbringen von Metall auf Metallmuster auf dielektrischen Substraten
DE1903961B2 (de) Integrierte Halbleiterschaltung und Verfahren zu ihrer Herstellung
DE1764951B1 (de) Mehrschichtige metallisierung fuer halbleiteranschluesse
DE2402709B2 (de) Festkoerperbauelement mit einem duennen film aus vanadinoxyd
DE1614872A1 (de) Vielschichtiges Leitungssystem mit ohmischen Kontakten fuer integrierte Schaltkreise
EP0002703A1 (de) Verfahren zum Herstellen von dünnen metallisch leitenden Streifen auf Halbleitersubstraten und damit hergestellte metallisch leitende Streifen
DE10158809B4 (de) Herstellungsverfahren für eine Leiterbahn auf einem Substrat und eine entsprechende Leiterbahn
DE2123595A1 (de) Halbleiteranordnung
DE3312053A1 (de) Verfahren zum verhindern von kurz- oder nebenschluessen in einer grossflaechigen duennschicht-solarzelle
DE3638799A1 (de) Verfahren zum elektrischen miteinanderverbinden von leitern auf einem substrat sowie dafuer geeignetes substrat
DE2032317A1 (de) Elektrische Leiter fur Halbleiter anordnungen
DE10156054A1 (de) Herstellungsverfahren für eine Leiterbahn auf einem Substrat
DE69215956T2 (de) Verfahren zum Herstellen eines Kontakts auf einem Halbleiterbauelement
DE4004908C2 (enrdf_load_stackoverflow)
DE2134291A1 (de) Halbleitervorrichtung
EP2028686B1 (de) Verfahren zum galvanischen Aufbringen eines Metalls, insbesondere von Kupfer, und Verwendung dieses Verfahrens
DE2018027A1 (de) Verfahren zum Einbringen extrem feiner öffnungen
DE2100731A1 (de) Dotierter metallischer, elektrischer Dünnschicht Verbindungsleiter fur mikroelektromsche Konfigurationen, insbesondere für Sihcium-Planardioden, Transistoren und monolithische integrierte Schaltungen
DE1639051C2 (de) Verfahren zum Herstellen eines ohmschen Kontakts an einem Silicium-Halbleiterkörper
DE2613759B2 (de) Verfahren zum Herstellen eines mehrschichtigen Metallanschlußkontaktes für ein Halbleiterbauelement
DE1614310C3 (de) Verfahren zum Anbringen eines elektrischen Anschlusses auf einer Fläche eines elektronischen Bauelementes
DE3639079A1 (de) Verfahren zum abscheiden von metallmustern zur verwendung in integrierten schaltungen
DE1614773C3 (de) Verfahren zum Herstellen einer SotarzeWe
DE1927955C3 (de) Verfahren zur Herstellung der Elektrodenkontakte bei einem Silizium-Feldeffekttransistor

Legal Events

Date Code Title Description
8139 Disposal/non-payment of the annual fee