DE1937114B2 - Anordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von Spannungsspitzen - Google Patents
Anordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von SpannungsspitzenInfo
- Publication number
- DE1937114B2 DE1937114B2 DE1937114A DE1937114A DE1937114B2 DE 1937114 B2 DE1937114 B2 DE 1937114B2 DE 1937114 A DE1937114 A DE 1937114A DE 1937114 A DE1937114 A DE 1937114A DE 1937114 B2 DE1937114 B2 DE 1937114B2
- Authority
- DE
- Germany
- Prior art keywords
- transistor
- output signal
- base
- electrode
- coil
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005516 engineering process Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 241000792276 Drino Species 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/081—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
- H03K17/0814—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit
- H03K17/08146—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit in bipolar transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/64—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors having inductive loads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/63—Combinations of vertical and lateral BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
Landscapes
- Electronic Switches (AREA)
- Bipolar Transistors (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE1937114A DE1937114B2 (de) | 1969-07-22 | 1969-07-22 | Anordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von Spannungsspitzen |
| FR6945288A FR2031008A5 (OSRAM) | 1969-07-22 | 1969-12-29 | |
| CH985870A CH509006A (de) | 1969-07-22 | 1970-06-30 | Elektrische Schaltungsanordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von Spannungsspitzen |
| US55881A US3662228A (en) | 1969-07-22 | 1970-07-17 | Circuit arrangement for generating a signal and for suppressing voltage peaks |
| GB3520270A GB1324682A (en) | 1969-07-22 | 1970-07-21 | Decoupling arrangements |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE1937114A DE1937114B2 (de) | 1969-07-22 | 1969-07-22 | Anordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von Spannungsspitzen |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE1937114A1 DE1937114A1 (de) | 1971-02-04 |
| DE1937114B2 true DE1937114B2 (de) | 1974-08-29 |
Family
ID=5740486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE1937114A Pending DE1937114B2 (de) | 1969-07-22 | 1969-07-22 | Anordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von Spannungsspitzen |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US3662228A (OSRAM) |
| CH (1) | CH509006A (OSRAM) |
| DE (1) | DE1937114B2 (OSRAM) |
| FR (1) | FR2031008A5 (OSRAM) |
| GB (1) | GB1324682A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3145554A1 (de) * | 1981-11-17 | 1983-05-26 | Teldix Gmbh, 6900 Heidelberg | Schutzschaltung fuer einen schalttransistor |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2638178C2 (de) * | 1976-08-25 | 1986-01-02 | Robert Bosch Gmbh, 7000 Stuttgart | Schutzvorrichtung für integrierte Schaltungen gegen Überspannungen |
| GB2049330B (en) * | 1979-05-02 | 1983-05-18 | Rca Corp | Antilatch circuit for power output devices using inductive loads |
| US4894567A (en) * | 1988-10-17 | 1990-01-16 | Honeywell Inc. | Active snubber circuit |
| EP0507398B1 (en) * | 1991-04-04 | 1998-01-21 | Koninklijke Philips Electronics N.V. | Circuit arrangement |
| JP3009953B2 (ja) * | 1991-12-24 | 2000-02-14 | シャープ株式会社 | ダンピング回路 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3340407A (en) * | 1964-07-29 | 1967-09-05 | Gen Electric | Deenergizing circuit |
| US3320551A (en) * | 1965-04-12 | 1967-05-16 | California Inst Res Found | Temperature stabilized multivibrator |
-
1969
- 1969-07-22 DE DE1937114A patent/DE1937114B2/de active Pending
- 1969-12-29 FR FR6945288A patent/FR2031008A5/fr not_active Expired
-
1970
- 1970-06-30 CH CH985870A patent/CH509006A/de not_active IP Right Cessation
- 1970-07-17 US US55881A patent/US3662228A/en not_active Expired - Lifetime
- 1970-07-21 GB GB3520270A patent/GB1324682A/en not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3145554A1 (de) * | 1981-11-17 | 1983-05-26 | Teldix Gmbh, 6900 Heidelberg | Schutzschaltung fuer einen schalttransistor |
Also Published As
| Publication number | Publication date |
|---|---|
| DE1937114A1 (de) | 1971-02-04 |
| CH509006A (de) | 1971-06-15 |
| FR2031008A5 (OSRAM) | 1970-11-13 |
| GB1324682A (en) | 1973-07-25 |
| US3662228A (en) | 1972-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE68905269T2 (de) | MOS-Transistor und Anwendung bei einer Freilaufdiode. | |
| DE2047166B2 (de) | Integrierte Halbleiteranordnung | |
| DE1965340A1 (de) | Schottky-Diode | |
| DE2217456C3 (de) | Transistorschaltung mit Antisättigungsschaltung | |
| DE3013559C2 (de) | Halbleitervorrichtung mit einer Vielzahl von bipolaren Transistoren und Verbindungsleitungen aus Polysilizium | |
| DE2654419C2 (de) | Schaltungsanordnung zur Spannungsbegrenzung | |
| DE3880699T2 (de) | Thyristor vom nulldurchgangstyp. | |
| DE68911809T2 (de) | Integrierbare, aktive Diode. | |
| DE1230500B (de) | Steuerbares Halbleiterbauelement mit einem Halbleiterkoerper mit der Zonenfolge NN P oder PP N | |
| DE2812785C2 (OSRAM) | ||
| DE1283283B (de) | Speicherschaltung mit zwei Transistoren des komplementaeren Typs | |
| DE1564048B2 (de) | Halbleiterschalter fur niedrige Schaltspannungen | |
| DE1937114B2 (de) | Anordnung zur Auskopplung eines Ausgangssignals und zur Unterdrückung von Spannungsspitzen | |
| DE1286098B (de) | Elektronische Relaisschaltung | |
| DE68916697T2 (de) | Gate-gesteuerte Zweirichtungshalbleiterschaltungseinrichtung. | |
| DE2349938A1 (de) | Halbleitervorrichtung | |
| DE3443363A1 (de) | Halbleitervorrichtung | |
| DE3337156A1 (de) | Halbleitervorrichtung | |
| DE69126618T2 (de) | Integrierte Brückenanordnung mit optimierten Übertragungsleistungsverlusten | |
| DE1614250B2 (de) | Halbleiteranordnung mit gruppen von sich kreuzenden verbindungen | |
| DE1464623A1 (de) | Halbleitergeraete und Verfahren zu ihrer Herstellung | |
| DE19518339A1 (de) | Halbleiterspeichereinrichtung und ein Verfahren zur Benutzung derselben | |
| DE2530288C3 (de) | Inverter in integrierter Injektionslogik | |
| DE2812784A1 (de) | Zweiseitige signaluebertragungs- schaltmatrix | |
| DE2653431A1 (de) | Halbleiterschalter |