DE1544273A1 - Verfahren zum Eindiffundieren von aus der Gasphase dargebotenem Dotierungsmaterial in einen Halbleitergrundkristall - Google Patents

Verfahren zum Eindiffundieren von aus der Gasphase dargebotenem Dotierungsmaterial in einen Halbleitergrundkristall

Info

Publication number
DE1544273A1
DE1544273A1 DE19651544273 DE1544273A DE1544273A1 DE 1544273 A1 DE1544273 A1 DE 1544273A1 DE 19651544273 DE19651544273 DE 19651544273 DE 1544273 A DE1544273 A DE 1544273A DE 1544273 A1 DE1544273 A1 DE 1544273A1
Authority
DE
Germany
Prior art keywords
semiconductor
base crystal
gas phase
dopant
semiconductor base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19651544273
Other languages
German (de)
English (en)
Inventor
Sussmann Dipl-Ing Erhard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of DE1544273A1 publication Critical patent/DE1544273A1/de
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28525Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2254Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2257Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/043Dual dielectric
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/122Polycrystalline

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
DE19651544273 1965-12-13 1965-12-13 Verfahren zum Eindiffundieren von aus der Gasphase dargebotenem Dotierungsmaterial in einen Halbleitergrundkristall Pending DE1544273A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DES0100933 1965-12-13

Publications (1)

Publication Number Publication Date
DE1544273A1 true DE1544273A1 (de) 1969-09-04

Family

ID=7523384

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19651544273 Pending DE1544273A1 (de) 1965-12-13 1965-12-13 Verfahren zum Eindiffundieren von aus der Gasphase dargebotenem Dotierungsmaterial in einen Halbleitergrundkristall

Country Status (9)

Country Link
US (1) US3502517A (US20080293856A1-20081127-C00150.png)
JP (1) JPS4830703B1 (US20080293856A1-20081127-C00150.png)
AT (1) AT264591B (US20080293856A1-20081127-C00150.png)
CH (1) CH489906A (US20080293856A1-20081127-C00150.png)
DE (1) DE1544273A1 (US20080293856A1-20081127-C00150.png)
FR (1) FR1504977A (US20080293856A1-20081127-C00150.png)
GB (1) GB1100780A (US20080293856A1-20081127-C00150.png)
NL (1) NL6614433A (US20080293856A1-20081127-C00150.png)
SE (1) SE331719B (US20080293856A1-20081127-C00150.png)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0410390A2 (en) * 1989-07-27 1991-01-30 Seiko Instruments Inc. Method of producing semiconductor device
WO2012170087A1 (en) * 2011-06-10 2012-12-13 Massachusetts Institute Of Technology High-concentration active doping in semiconductors and semiconductor devices produced by such doping

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3577045A (en) * 1968-09-18 1971-05-04 Gen Electric High emitter efficiency simiconductor device with low base resistance and by selective diffusion of base impurities
US3601888A (en) * 1969-04-25 1971-08-31 Gen Electric Semiconductor fabrication technique and devices formed thereby utilizing a doped metal conductor
US3717514A (en) * 1970-10-06 1973-02-20 Motorola Inc Single crystal silicon contact for integrated circuits and method for making same
US3699646A (en) * 1970-12-28 1972-10-24 Intel Corp Integrated circuit structure and method for making integrated circuit structure
US3940288A (en) 1973-05-16 1976-02-24 Fujitsu Limited Method of making a semiconductor device
US3880676A (en) * 1973-10-29 1975-04-29 Rca Corp Method of making a semiconductor device
JPS5950113B2 (ja) * 1975-11-05 1984-12-06 株式会社東芝 半導体装置
US4063973A (en) * 1975-11-10 1977-12-20 Tokyo Shibaura Electric Co., Ltd. Method of making a semiconductor device
JPS5317081A (en) * 1976-07-30 1978-02-16 Sharp Corp Production of i2l device
GB1548520A (en) * 1976-08-27 1979-07-18 Tokyo Shibaura Electric Co Method of manufacturing a semiconductor device
US4050967A (en) * 1976-12-09 1977-09-27 Rca Corporation Method of selective aluminum diffusion
US4157926A (en) * 1977-02-24 1979-06-12 The United States Of America As Represented By The Secretary Of The Navy Method of fabricating a high electrical frequency infrared detector by vacuum deposition
US4274892A (en) * 1978-12-14 1981-06-23 Trw Inc. Dopant diffusion method of making semiconductor products
US4472212A (en) * 1982-02-26 1984-09-18 At&T Bell Laboratories Method for fabricating a semiconductor device
EP0101737A4 (en) * 1982-02-26 1984-08-20 Western Electric Co DIFFUSION OF LOW REGIONS.
US4698104A (en) * 1984-12-06 1987-10-06 Xerox Corporation Controlled isotropic doping of semiconductor materials

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3089794A (en) * 1959-06-30 1963-05-14 Ibm Fabrication of pn junctions by deposition followed by diffusion
NL268758A (US20080293856A1-20081127-C00150.png) * 1960-09-20
US3189973A (en) * 1961-11-27 1965-06-22 Bell Telephone Labor Inc Method of fabricating a semiconductor device
NL297002A (US20080293856A1-20081127-C00150.png) * 1962-08-23 1900-01-01
US3275910A (en) * 1963-01-18 1966-09-27 Motorola Inc Planar transistor with a relative higher-resistivity base region
US3326729A (en) * 1963-08-20 1967-06-20 Hughes Aircraft Co Epitaxial method for the production of microcircuit components
DE1514807B2 (de) * 1964-04-15 1971-09-02 Texas Instruments Inc., Dallas. Tex. (V.St.A.) Verfahren zum herstellen einer planaren halbleiteranordnung

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0410390A2 (en) * 1989-07-27 1991-01-30 Seiko Instruments Inc. Method of producing semiconductor device
EP0410390A3 (en) * 1989-07-27 1993-02-24 Seiko Instruments Inc. Method of producing semiconductor device
WO2012170087A1 (en) * 2011-06-10 2012-12-13 Massachusetts Institute Of Technology High-concentration active doping in semiconductors and semiconductor devices produced by such doping
US9692209B2 (en) 2011-06-10 2017-06-27 Massachusetts Institute Of Technology High-concentration active doping in semiconductors and semiconductor devices produced by such doping
US10680413B2 (en) 2011-06-10 2020-06-09 Massachusetts Institute Of Technology Method for high-concentration doping of germanium with phosphorous

Also Published As

Publication number Publication date
SE331719B (US20080293856A1-20081127-C00150.png) 1971-01-11
GB1100780A (en) 1968-01-24
CH489906A (de) 1970-04-30
AT264591B (de) 1968-09-10
NL6614433A (US20080293856A1-20081127-C00150.png) 1967-06-14
US3502517A (en) 1970-03-24
FR1504977A (fr) 1967-12-08
JPS4830703B1 (US20080293856A1-20081127-C00150.png) 1973-09-22

Similar Documents

Publication Publication Date Title
DE1544273A1 (de) Verfahren zum Eindiffundieren von aus der Gasphase dargebotenem Dotierungsmaterial in einen Halbleitergrundkristall
DE1614999A1 (de) Verfahren zur Herstellung von Halbleitervorrichtungen mit einer einem vorgegebenen Flaechenmuster entsprechenden dielektrischen Schicht auf der Oberflaeche eines Halbleiterkoerpers
DE10123858A1 (de) Verfahren zum Bilden von Silicium-haltigen Dünnschichten durch Atomschicht-Abscheidung mittels SI2CL6 und NH3
DE1544329A1 (de) Verfahren zur Herstellung epitaxialer Schichten bestimmter Form
DE2125303A1 (de) Verfahren zur Herstellung einer Halbleiteranordnung und durch dieses Verfahren hergestellte Halbleiteranordnung
DE1589810B2 (de) Passiviertes halbleiterbauelement und verfahren zu seiner herstellung
DE2658448A1 (de) Verfahren zum selektiven gasaetzen einer siliciumnitridschicht
DE2557079A1 (de) Verfahren zum herstellen einer maskierungsschicht
DE3515135A1 (de) Verfahren zur abscheidung von borphosphorsilicatglas auf silicium-wafern
DE1812455A1 (de) Verfahren zum Herstellen einer Isolierschicht auf der Oberflaeche eines Halbleiterkristalls
DE2657415C2 (de) Verfahren zum Eindiffundieren von Fremdstoffen in ein Halbleitersubstrat
DE1614455C3 (de) Verfahren zum Herstellen einer teils aus Siliciumoxid, teils aus Siliciumnitrid bestehenden Schutzschicht an der Oberfläche eines Halbleiterkörpers
DE2161472C3 (de) Verfahren zum Aufwachsen einer polykristallinen Silicium-Schicht auf einer Halbleiterscheibe
DE2430859C3 (de) Verfahren zum Herstellen einer oxydierten, bordotierten Siliciumschicht auf einem Substrat
DE2900747C2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
EP0032174B1 (de) Verfahren zum Dotieren von Siliciumkörpern durch Eindiffundieren von Bor und Anwendung dieses Verfahrens zum Herstellen von Basiszonen bipolarer Transistoren
DE1464921B2 (de) Verfahren zum herstellen einer halbleiteranordnung
DE1546014A1 (de) Verfahren zum AEtzen von Metallschichten mit laengs der Schichtdicke unterschiedlicher Zusammensetzung
DE1521337C3 (de) Verfahren zur Siliciumnitrid-Filmschichtbildung
DE2008319A1 (de) Verfahren zum Herstellen eines pnp Silicium Transistors
DE976468C (de) Verfahren zum Herstellen eines UEberschusshalbleiters aus einem Defekthalbleiter
DE2915883A1 (de) Verfahren zum anbringen einer epitaktischen schicht
DE1544191A1 (de) Verfahren zur Herstellung von Halbleiterbauelementen
DE2039255A1 (de) Ohmsche Kontakte auf planaren Halbleiterbauelementen und Verfahren zu ihrer Herstellung
DE1764004A1 (de) Verfahren zum Herstellen eines Hochfrequenztransistors aus Silicium