DE112023000230T5 - Halbleitervorrichtung - Google Patents

Halbleitervorrichtung Download PDF

Info

Publication number
DE112023000230T5
DE112023000230T5 DE112023000230.4T DE112023000230T DE112023000230T5 DE 112023000230 T5 DE112023000230 T5 DE 112023000230T5 DE 112023000230 T DE112023000230 T DE 112023000230T DE 112023000230 T5 DE112023000230 T5 DE 112023000230T5
Authority
DE
Germany
Prior art keywords
region
doping concentration
contact
collector
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE112023000230.4T
Other languages
German (de)
English (en)
Inventor
Tohru SHIRAKAWA
Kaname MITSUZUKA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Publication of DE112023000230T5 publication Critical patent/DE112023000230T5/de
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/137Collector regions of BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/01Manufacture or treatment
    • H10D12/031Manufacture or treatment of IGBTs
    • H10D12/032Manufacture or treatment of IGBTs of vertical IGBTs
    • H10D12/038Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • H10D12/461Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • H10D12/461Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • H10D12/481Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • H10D62/107Buried supplementary regions, e.g. buried guard rings 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/422PN diodes having the PN junctions in mesas
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/50PIN diodes 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/617Combinations of vertical BJTs and only diodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811Combinations of field-effect devices and one or more diodes, capacitors or resistors

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE112023000230.4T 2022-05-18 2023-05-17 Halbleitervorrichtung Pending DE112023000230T5 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022-081725 2022-05-18
JP2022081725 2022-05-18
PCT/JP2023/018390 WO2023224059A1 (ja) 2022-05-18 2023-05-17 半導体装置

Publications (1)

Publication Number Publication Date
DE112023000230T5 true DE112023000230T5 (de) 2024-07-25

Family

ID=88835644

Family Applications (1)

Application Number Title Priority Date Filing Date
DE112023000230.4T Pending DE112023000230T5 (de) 2022-05-18 2023-05-17 Halbleitervorrichtung

Country Status (5)

Country Link
US (1) US20240274663A1 (https=)
JP (1) JP7683822B2 (https=)
CN (1) CN118216005A (https=)
DE (1) DE112023000230T5 (https=)
WO (1) WO2023224059A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2024098458A (ja) * 2023-01-10 2024-07-23 富士電機株式会社 半導体装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015023118A (ja) 2013-07-18 2015-02-02 株式会社東芝 半導体装置
JP2018049866A (ja) 2016-09-20 2018-03-29 株式会社東芝 半導体装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2663679B2 (ja) * 1990-04-20 1997-10-15 富士電機株式会社 伝導度変調型mosfet
JP3325752B2 (ja) * 1995-12-11 2002-09-17 三菱電機株式会社 半導体装置およびその製造方法
JP4393053B2 (ja) * 2002-10-25 2010-01-06 株式会社豊田中央研究所 バイポーラ型半導体装置とその製造方法
JP2012059734A (ja) * 2010-09-03 2012-03-22 Panasonic Corp 半導体装置及びその製造方法
DE112019000094T5 (de) * 2018-03-19 2020-09-24 Fuji Electric Co., Ltd. Halbleitervorrichtung und verfahren zum herstellen einerhalbleitervorrichtung

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015023118A (ja) 2013-07-18 2015-02-02 株式会社東芝 半導体装置
JP2018049866A (ja) 2016-09-20 2018-03-29 株式会社東芝 半導体装置

Also Published As

Publication number Publication date
US20240274663A1 (en) 2024-08-15
WO2023224059A1 (ja) 2023-11-23
JP7683822B2 (ja) 2025-05-27
JPWO2023224059A1 (https=) 2023-11-23
CN118216005A (zh) 2024-06-18

Similar Documents

Publication Publication Date Title
DE112018001627B4 (de) Halbleitervorrichtung
DE112019000094T5 (de) Halbleitervorrichtung und verfahren zum herstellen einerhalbleitervorrichtung
DE112019001738T5 (de) Halbleitervorrichtung und herstellungsverfahren
DE112020001029B4 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112021002169T5 (de) Halbleitervorrichtung
DE112020002227T5 (de) Halbleitervorrichtung
DE112020001040T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112020000333T5 (de) Halbleitervorrichtung
DE112019000166T5 (de) Verfahren zur Herstellung einer Halbleitervorrichtung und Halbleitervorrichtung
DE112021004603T5 (de) Halbleitervorrichtung
DE112021002612T5 (de) Halbleitervorrichtung
DE112021000205T5 (de) Halbleitervorrichtung
DE112022000977T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112021001364B4 (de) Halbleitervorrichtung
DE112020002890T5 (de) Halbleitervorrichtung
DE112021000166T5 (de) Halbleitervorrichtung
DE112021004621T5 (de) Halbleitervorrichtung
DE102013113540A1 (de) Transistorzellenanordnung mit halbleiterdiode
DE112020001043T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112022000087T5 (de) Halbleitervorrichtung
DE112019003399T5 (de) Halbleitervorrichtung
DE112023000230T5 (de) Halbleitervorrichtung
DE112021001383T5 (de) Halbleitervorrichtung und verfahren zum herstellen einer halbleitervorrichtung
DE112021000165T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung
DE112021000103T5 (de) Halbleitervorrichtung und herstellungsverfahren einer halbleitervorrichtung

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R079 Amendment of ipc main class

Free format text: PREVIOUS MAIN CLASS: H01L0029739000

Ipc: H10D0012000000