DE1116923B - Divisionsanordnung fuer Ziffernrechner - Google Patents
Divisionsanordnung fuer ZiffernrechnerInfo
- Publication number
- DE1116923B DE1116923B DEE15784A DEE0015784A DE1116923B DE 1116923 B DE1116923 B DE 1116923B DE E15784 A DEE15784 A DE E15784A DE E0015784 A DEE0015784 A DE E0015784A DE 1116923 B DE1116923 B DE 1116923B
- Authority
- DE
- Germany
- Prior art keywords
- digits
- subtraction
- digit
- division
- dividend
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/02—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word
- H03M7/12—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word having two radices, e.g. binary-coded-decimal code
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Manipulation Of Pulses (AREA)
- Error Detection And Correction (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB13795/57A GB892622A (en) | 1957-04-30 | 1957-04-30 | Improvements relating to digital dividing apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE1116923B true DE1116923B (de) | 1961-11-09 |
Family
ID=10029520
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DEE15784A Pending DE1116923B (de) | 1957-04-30 | 1958-04-26 | Divisionsanordnung fuer Ziffernrechner |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US3059851A (en:Method) |
| DE (1) | DE1116923B (en:Method) |
| FR (1) | FR1206016A (en:Method) |
| GB (1) | GB892622A (en:Method) |
| NL (1) | NL227350A (en:Method) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3239655A (en) * | 1964-08-21 | 1966-03-08 | Ibm | Single cycle binary divider |
| DE1231311B (de) * | 1964-11-17 | 1966-12-29 | Siemens Ag | Schaltungsanordnung zum Umwerten von Informationen, insbesondere fuer Zeitmultiplex-Fernsprechvermittlungssysteme |
| JPS4928212B1 (en:Method) * | 1968-05-14 | 1974-07-24 | ||
| JPS5036542B1 (en:Method) * | 1969-12-15 | 1975-11-26 | ||
| GB2179770A (en) * | 1985-08-28 | 1987-03-11 | Plessey Co Plc | Method and digital circuit for fixed coefficient serial multiplication |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL102606C (en:Method) * | 1951-10-04 | |||
| GB780431A (en) * | 1954-09-17 | 1957-07-31 | British Tabulating Mach Co Ltd | Improvements in or relating to electronic calculating apparatus |
| US3018047A (en) * | 1957-02-11 | 1962-01-23 | Monroe Calculating Machine | Binary integer divider |
-
0
- NL NL227350D patent/NL227350A/xx unknown
-
1957
- 1957-04-30 GB GB13795/57A patent/GB892622A/en not_active Expired
-
1958
- 1958-04-26 DE DEE15784A patent/DE1116923B/de active Pending
- 1958-04-29 US US731651A patent/US3059851A/en not_active Expired - Lifetime
- 1958-04-30 FR FR1206016D patent/FR1206016A/fr not_active Expired
Non-Patent Citations (1)
| Title |
|---|
| None * |
Also Published As
| Publication number | Publication date |
|---|---|
| GB892622A (en) | 1962-03-28 |
| US3059851A (en) | 1962-10-23 |
| NL227350A (en:Method) | |
| FR1206016A (fr) | 1960-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2524749C2 (de) | Digitale Filteranordnung | |
| DE1169166B (de) | Modulí¬9 Pruefzahl-Rechner | |
| DE2422583A1 (de) | Numerisches filter | |
| EP0002478B1 (de) | Kryptogrammwandler | |
| DE1499174B1 (de) | Dividiervorrichtung fuer Digitalrechner | |
| DE1116923B (de) | Divisionsanordnung fuer Ziffernrechner | |
| DE1079358B (de) | Dezimal-Addiervorrichtung | |
| DE2728890C2 (de) | Nicht-rekursives diskretes Filter | |
| DE2705989A1 (de) | Mehrziffernrechenwerk | |
| DE2321298A1 (de) | Dezimal-binaer-umsetzer | |
| DE1499227C3 (de) | Schaltungsanordnung für arithmetische und logische Grundoperationen | |
| DE2060590A1 (de) | Digitalrechner | |
| DE2046685A1 (de) | Einrichtung zum Konvertieren einer Dezimalzahl in eine Binarzahl | |
| DE2061493A1 (de) | Ziffernanzeigeeinrichtung fur Rechner | |
| DE1549461C3 (en:Method) | ||
| DE1099236B (de) | Elektrisches Rechenwerk zum Potenzieren einer ªÃ-stelligen binaeren Zahl | |
| DE1524253A1 (de) | Multiplikationsrechenwerk | |
| DE2704258B2 (de) | Digital-Analog-Wandler | |
| DE2140386A1 (de) | Digitalrechengerat | |
| DE1524131C (de) | Binär-dezimales Serien-Serien-Rechenwerk mit Dezimalübertragkorrektor zur Addition und Subtraktion zweier binär-codierter Dezimalzahlen | |
| DE1239506B (de) | Divisionseinrichtung | |
| DE1524156C3 (de) | Digitale elektronische Recheneinrichtung | |
| DE2110232A1 (de) | Aktive Filterschaltung fur Impulsfolgen | |
| DE2211445A1 (de) | Vorrichtung zur Bildung des Qua drats einer Binarzahl | |
| DE937734C (de) | Verfahren zur Durchfuehrung von Multiplikationen |