CN216926901U - Waveform recording apparatus - Google Patents
Waveform recording apparatus Download PDFInfo
- Publication number
- CN216926901U CN216926901U CN202123124684.0U CN202123124684U CN216926901U CN 216926901 U CN216926901 U CN 216926901U CN 202123124684 U CN202123124684 U CN 202123124684U CN 216926901 U CN216926901 U CN 216926901U
- Authority
- CN
- China
- Prior art keywords
- waveform
- data
- processing device
- recording apparatus
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Recording Measured Values (AREA)
Abstract
The application discloses waveform recording apparatus, this waveform recording apparatus includes: mutual processing device, waveform processing device, storage device, data summarization device and backplate connecting device, wherein: the backboard connecting device is connected with an external signal acquisition daughter card, the data summarizing device is connected with the backboard connecting device, the waveform processing device and the storage device are respectively connected with the data summarizing device, and the interaction processing device is connected with the waveform processing device; the backboard connecting device transmits data signals acquired by the signal acquisition daughter card to the data summarizing device, the data summarizing device transmits the data signals to the waveform processing device and the storage device, and the waveform processing device receives first data signals input by the data summarizing device and outputs first oscillograms corresponding to the first data signals to the interaction processing device.
Description
Technical Field
The present application relates to the field of waveform processing, and more particularly, to a waveform recording apparatus.
Background
Waveform recording apparatuses (e.g., memory recorders) have been widely used in monitoring and analysis of various devices because of their functions of multi-channel measurement, real-time waveform calculation, real-time storage, and capability of recording signals for a long time.
In the related art, a single System-on-a-Chip (SoC) is mostly used as a central processing unit of a waveform recording apparatus, but since the design of the SoC Chip is increasingly complex and the time required from the design to the manufacture is very long, the use of a self-developed SoC Chip as the central processing unit of the waveform recording apparatus may affect the production efficiency of the waveform recording apparatus.
SUMMERY OF THE UTILITY MODEL
The application discloses waveform recording equipment, solves the problem that the production efficiency of the waveform recording equipment can be influenced by adopting a self-developed SoC chip as a central processing unit of the waveform recording equipment.
In order to solve the above problems, the following technical solutions are adopted in the present application:
the embodiment of the application discloses waveform recording equipment includes: mutual processing device, waveform processing device, storage device, data summarization device and backplate connecting device, wherein: the backboard connecting device is connected with an external signal acquisition daughter card, the data summarizing device is connected with the backboard connecting device, the waveform processing device and the storage device are respectively connected with the data summarizing device, and the interaction processing device is connected with the waveform processing device; the backboard connecting device transmits data signals acquired by the signal acquisition daughter card to the data summarizing device, the data summarizing device transmits the data signals to the waveform processing device and the storage device, and the waveform processing device receives first data signals input by the data summarizing device and outputs first oscillograms corresponding to the first data signals to the interaction processing device.
The technical scheme adopted by the application can achieve the following beneficial effects:
the waveform recording equipment provided by the embodiment of the application comprises an interaction processing device, a waveform processing device, a storage device, a data summarizing device and a backboard connecting device, wherein the waveform processing device, the storage device and the data summarizing device are combined to be used as a central processing unit, so that the production steps of the central processing unit of the waveform recording equipment can be reduced, and the problem that the production efficiency of the waveform recording equipment is influenced by adopting a self-developed high-end chip (for example, an SoC chip) as the central processing unit of the waveform recording equipment is solved.
Drawings
Fig. 1 is a schematic structural diagram of a waveform recording apparatus disclosed in an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be described clearly below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some, but not all, embodiments of the present application. All other embodiments that can be derived by one of ordinary skill in the art from the embodiments given herein are intended to be within the scope of the present disclosure.
The terms first, second and the like in the description and in the claims of the present application are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It will be appreciated that the data so used may be interchanged under appropriate circumstances such that embodiments of the application may be practiced in sequences other than those illustrated or described herein, and that the terms "first," "second," and the like are generally used herein in a generic sense and do not limit the number of terms, e.g., the first term can be one or more than one. In the specification and claims, "and/or" indicates at least one of electrically connected objects, and a character "/" generally indicates that the preceding and following related objects are in an "or" relationship.
Fig. 1 is a schematic structural diagram of a waveform recording apparatus disclosed in an embodiment of the present application.
As shown in fig. 1, a waveform recording apparatus disclosed in an embodiment of the present application includes: the interaction processing device 110, the waveform processing device 120, the storage device 130, the data summarization device 140 and the backplane connection device 150, wherein: the backplane connecting device 150 is connected with an external signal acquisition daughter card, the data summarizing device 140 is connected with the backplane connecting device 150, the waveform processing device 120 and the storage device 130 are respectively connected with the data summarizing device 140, and the interaction processing device 110 is connected with the waveform processing device 120. In the working process, the backplane connecting device 150 transmits the data signal acquired by the signal acquisition daughter card to the data summarizing device 140, the data summarizing device 140 transmits the data signal to the waveform processing device 120 and the storage device 130, and the waveform processing device 120 receives the first data signal input by the data summarizing device 140 and outputs a first waveform diagram corresponding to the first data signal to the interaction processing device 110.
Specifically, the backplane connecting device 150 is in communication connection with the plurality of signal acquisition daughter cards, and implements multi-channel data signal acquisition and transmission to the data summarization device 140 through a PCI-E communication protocol, the data summarization device 140 receives the data signal sent by the backplane connecting device 150 and transmits the data signal to the waveform processing device 120 and the storage device 130, the waveform processing device 120 performs graph drawing according to the data signal, and the storage device 130 stores the data signal. When the waveform processing device 120 receives the first data signal input by the data summarization device 140, a first waveform diagram corresponding to the first data signal is output and transmitted to the interactive processing device 110 through a Peripheral Component Interconnect Express (PCIE) interface, and the interactive processing device 110 displays and processes the first waveform diagram.
In addition, the waveform processing apparatus 120 disclosed in the embodiment of the present application may also perform measurement analysis on the waveform diagram, for example, to measure the rising edge time, duty ratio, amplitude, pulse width, phase difference, and period of the waveform.
The waveform recording device disclosed by the application utilizes the combination of the waveform processing device 120, the storage device 130 and the data summarizing device 140 as a central processing unit, and the waveform processing device 120, the storage device 130 and the data summarizing device 140 are respectively responsible for independent functions, so that the central processing unit of the waveform recording device disclosed by the application reduces the requirement on a high-end chip, and further improves the production efficiency of the waveform recording device.
The waveform recording device provided by the embodiment of the application comprises an interaction processing device 110, a waveform processing device 120, a storage device 130, a data summarizing device 140 and a backboard connecting device 150, and by using the waveform processing device 120, the storage device 130 and the data summarizing device 140 in combination as a central processing unit, the production steps of the central processing unit of the waveform recording device can be reduced, and the problem that the production efficiency of the waveform recording device is affected by adopting a self-developed high-end chip (for example, an SoC chip) as the central processing unit of the waveform recording device is solved.
In the embodiment of the present application, the waveform processing device 120, the storage device 130, and the data summarization device 140 are respectively responsible for independent functions by mutually independent chips. Therefore, the central processing unit of the waveform recording device disclosed by the application reduces the requirement for high-end chips, and further makes the waveform recording device more convenient to manufacture.
In a further technical solution, as shown in fig. 1, the waveform processing apparatus 120 may further be connected to a storage apparatus 130, the storage apparatus 130 inputs the stored second data signal to the waveform processing apparatus 120, and the waveform processing apparatus 120 receives the second data signal and outputs a second waveform corresponding to the second data signal to the interaction processing apparatus 110. That is, the second data signal stored in the storage device 130 may be called subsequently, that is, the storage device 130 inputs the stored second data signal to the waveform processing device 120, the waveform processing device 120 outputs a second waveform diagram corresponding to the second data signal to the interaction processing device 110, and the interaction processing device 110 displays and processes the second waveform diagram. Specifically, the second data signal stored in the storage device 130 may be input to the waveform processing device 120 through a Low Voltage Differential Signaling (LVDS) interface, and the waveform processing device 120 may transmit the second waveform diagram to the interactive processing device 110 through a PCIE interface.
It should be noted that the first data signal and the second data signal mentioned above may be two sets of the same data signals.
In an alternative, the storage device 130 may further include a communication interface, and the storage device 130 may be connected to an external device through the communication interface. Specifically, the communication interface may be a Universal Serial Bus (USB) interface, a network interface, or the like. The external device may be connected to the storage device 130 of the waveform recording apparatus through the communication interface, acquire a data signal stored in the storage device 130, or expand a storage medium of the storage device 130.
In the embodiment of the present application, the storage device 130 includes a storage medium replaceable memory, and the storage device 130 realizes storage of the data signal through the storage medium replaceable memory. Further, since the solid state disk has the characteristics of fast read/write speed, and the like, the memory included in the storage device 130 in the waveform recording apparatus disclosed in the embodiment of the present application may be a solid state disk.
In the embodiment of the present application, the interaction processing device 110 may include a display module, an operation module, and a processor, and the display module, the operation module, and the processor are respectively connected to the waveform processing device 120. That is, the waveform processing device 120 can transmit the waveform diagram to the display module, the operation module and the processor in the interactive processing device 110, respectively, the display module displays the waveform diagram, the operation device controls the waveform diagram (for example, zooming in and zooming out the waveform, viewing, saving, printing, trigger setting, sampling speed control, etc.), and the processor analyzes the waveform diagram (for example, numerical operation, fast fourier transform operation, etc.).
In the embodiment of the present application, the signal acquisition daughter card communicates with the backplane connection device 150 according to a PXIE protocol.
In addition, the waveform processing device 120 in the embodiment of the present application may be implemented based on a logic platform, so that the waveform recording apparatus disclosed in the present application improves the speed of drawing the waveform and refreshing the image, and avoids occupying too many logic resources.
In the embodiments of the present application, the difference between the embodiments is described in detail, and different optimization features between the embodiments can be combined to form a better embodiment as long as the differences are not contradictory, and further description is omitted here in view of brevity of the text.
The above description is only an example of the present application and is not intended to limit the present application. Various modifications and changes may occur to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present application should be included in the scope of the claims of the present application.
Claims (8)
1. A waveform recording apparatus, comprising: mutual processing device, waveform processing device, storage device, data summarization device and backplate connecting device, wherein:
the backboard connecting device is connected with an external signal acquisition daughter card, the data summarizing device is connected with the backboard connecting device, the waveform processing device and the storage device are respectively connected with the data summarizing device, and the interaction processing device is connected with the waveform processing device;
the backboard connecting device transmits data signals acquired by the signal acquisition daughter card to the data summarizing device, the data summarizing device transmits the data signals to the waveform processing device and the storage device, and the waveform processing device receives first data signals input by the data summarizing device and outputs first oscillograms corresponding to the first data signals to the interaction processing device.
2. The waveform recording apparatus according to claim 1, wherein said waveform processing means, said storing means, and said data summarizing means are respectively responsible for respective independent functions by mutually independent chips.
3. The waveform recording apparatus according to claim 1, wherein the waveform processing means is further connected to the storage means, the storage means inputs a stored second data signal to the waveform processing means, and the waveform processing means receives the second data signal and outputs a second waveform pattern corresponding to the second data signal to the interaction processing means.
4. The waveform recording apparatus according to claim 1, wherein said storage means further comprises a communication interface through which said storage means is connected with an external apparatus.
5. The waveform recording apparatus according to claim 1, wherein said storage means includes a storage medium replaceable memory.
6. The waveform recording apparatus of claim 5, wherein the memory is a solid state disk.
7. The waveform recording apparatus according to claim 1, wherein the interaction processing device comprises a display module, an operation module and a processor, and the display module, the operation module and the processor are respectively connected with the waveform processing device.
8. The waveform recording apparatus of claim 1, wherein the signal acquisition daughter card communicates with the backplane connection device according to PXIE protocol.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202123124684.0U CN216926901U (en) | 2021-12-13 | 2021-12-13 | Waveform recording apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202123124684.0U CN216926901U (en) | 2021-12-13 | 2021-12-13 | Waveform recording apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN216926901U true CN216926901U (en) | 2022-07-08 |
Family
ID=82251831
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202123124684.0U Active CN216926901U (en) | 2021-12-13 | 2021-12-13 | Waveform recording apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN216926901U (en) |
-
2021
- 2021-12-13 CN CN202123124684.0U patent/CN216926901U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111555934A (en) | 1553B bus control equipment, control system and control method | |
| US10922263B2 (en) | Serial communication device | |
| US20190114100A1 (en) | System and method for detecting hard disk state | |
| CN101957418A (en) | Automobile wiring harness conduction detector and detection method thereof | |
| CN103246588A (en) | Controller and implementation method for self-checking serial bus | |
| CN216926901U (en) | Waveform recording apparatus | |
| CN104579461A (en) | SFP tester for optical transceiver module | |
| CN116860096B (en) | RSTN reset pin function multiplexing control method and circuit of MCU chip | |
| CN108804361B (en) | PCIE switching device based on VPX bus architecture | |
| CN104050121A (en) | Double-receiving double-emitting programmable ARINC 429 communication interface chip | |
| CN109005404B (en) | Test system and method capable of detecting type of camera module | |
| CN217739894U (en) | Novel support USB 4's Type-C interface test device | |
| CN213582152U (en) | PCIE signal bit width automatic switching device of desktop and server system | |
| CN112306920A (en) | Method for reducing hard disk logic controllers and server | |
| CN102890664A (en) | Capacity expansion data acquisition board and data storage method | |
| CN204375388U (en) | Integral type liquid crystal module testing device | |
| CN114443404B (en) | Board card for OCP interface test, test system and test method | |
| CN213906812U (en) | Detection circuit for computer video signal | |
| CN203338347U (en) | Interface circuit for computer main board failure detection device | |
| CN102221650B (en) | Testing module for adapter element | |
| CN115129552B (en) | Method, device, equipment and storage medium for monitoring transmission state of I2C bus | |
| CN104346258A (en) | Service state display device | |
| CN220773582U (en) | Multi-type M2 intelligent operation module | |
| CN204406849U (en) | A kind of modular electronic designed teaching experimental box | |
| CN219800292U (en) | Device for automatic driving data acquisition |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |