CN219800292U - Device for automatic driving data acquisition - Google Patents

Device for automatic driving data acquisition Download PDF

Info

Publication number
CN219800292U
CN219800292U CN202320098310.6U CN202320098310U CN219800292U CN 219800292 U CN219800292 U CN 219800292U CN 202320098310 U CN202320098310 U CN 202320098310U CN 219800292 U CN219800292 U CN 219800292U
Authority
CN
China
Prior art keywords
chip
bus
power
power supply
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202320098310.6U
Other languages
Chinese (zh)
Inventor
陈凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Lingnian Technology Co ltd
Original Assignee
Shanghai Lingnian Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Lingnian Technology Co ltd filed Critical Shanghai Lingnian Technology Co ltd
Priority to CN202320098310.6U priority Critical patent/CN219800292U/en
Application granted granted Critical
Publication of CN219800292U publication Critical patent/CN219800292U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)

Abstract

The utility model provides a device for automatic driving data acquisition, which comprises: the system comprises a camera video signal deserializing system, a chip system, an industrial grade network switch, a multipoint control unit and a bus management system, wherein the chip system and the multipoint control unit are connected with the industrial grade network switch through an Ethernet port; the camera video signal deserializing system comprises a deserializer and a deserializer peripheral circuit; the system on chip is integrated with a central processing unit, a graphic processor, a dynamic random access memory, a storage module and an MIPI interface; the bus management system includes a power bus and a communication bus. The utility model can effectively overcome the defects of the prior large industrial personal computers, and realize automatic driving data acquisition with low cost, low energy consumption and high expansion.

Description

Device for automatic driving data acquisition
Technical Field
The utility model relates to the technical field of automatic driving of automobiles, in particular to a device for acquiring automatic driving data.
Background
The automatic driving automobile is an automatic automobile which realizes unmanned driving through a computer system, and the automobile is automatically and safely operated under the condition of unmanned active operation by means of cooperation of a collecting device, artificial intelligence, visual computing, a radar, a monitoring device and a global positioning system.
Most of the existing automatic driving acquisition devices are large industrial personal computers (Industrial Personal Computer and IPC), the industrial personal computers are high in hardware cost, large in size, heavy in body and high in power consumption, and do not support a wire harness interface special for an automobile, a field programmable gate array is used for processing CSI video signals and transmitting the signals to a main board through PCIe, and the power consumption load and the software and hardware design cost are greatly increased.
Therefore, how to provide an automatic driving data acquisition device for overcoming the defects of the large industrial personal computers is a technical problem to be solved.
Disclosure of Invention
In view of the above, embodiments of the present utility model provide an apparatus for automated driving data collection that obviates or mitigates one or more of the disadvantages of the prior art.
The utility model provides a device for automatic driving data acquisition, which comprises a camera video signal deserializing system, a system on chip, an industrial grade network switch, a multipoint control unit and a bus management system, wherein the system on chip and the multipoint control unit are connected with the industrial grade network switch through an Ethernet port and transmit signals and data;
The camera video signal deserializing system comprises a deserializer and a deserializer peripheral circuit, wherein the deserializer is used for deserializing a plurality of GMSL video signals from the camera module into CSI video signals, and the CSI video signals are transmitted to the system on chip through the deserializer peripheral circuit;
the system on chip is integrated with a central processor, a graphic processor, a dynamic random access memory, a storage module and an MIPI interface, receives the CSI video signal from the camera video signal deserializing system through the MIPI interface, stores the CSI video signal into the storage module, and is also used for receiving and storing signals and data from the multipoint control unit;
the bus management system comprises a power bus and a communication bus, wherein the power bus is used for supplying power to the camera video signal deserializing system, the system on chip, the industrial network switch and the multipoint control unit, and the communication bus is used for connecting the camera video signal deserializing system, the system on chip, the industrial network switch and the multipoint control unit, and the camera video signal deserializing system is connected with the system on the chip through the I2C bus and transmits control signals.
In some embodiments of the utility model, the deserializer peripheral circuit comprises a voltage domain switching circuit comprising a resistance switching chip and a level switching chip; in a low-speed communication state, a resistance conversion chip is adopted to convert the CSI video signals in different voltage domains in a manner of adjusting resistance through resistance pull-up; and in a high-speed communication state, a level conversion chip is adopted to realize conversion of the CSI video signals in different voltage domains through the level conversion chip.
In some embodiments of the present utility model, the system on a chip integrates a USB interface, a DP interface, a micro-B interface, and a Type-C interface; the USB interface is used for communicating with the outside and transmitting data; the DP interface is used for outputting the CSI video signal to the outside; the micro-B interface is used for providing UART debugging and log printing for the outside; the Type-C interface is used for acquiring system burn.
In some embodiments of the present utility model, the system on a chip further includes a power-on module, a forced recovery module, and a reset module; the power supply power-on module is used for controlling the power-on state of the system on a chip; the forced recovery module is used for forcedly recovering factory settings of the system on chip; the reset module is used for restarting the system on chip under the condition of dead halt.
In some embodiments of the present utility model, a DB9 interface is integrated on the multipoint control unit, and the multipoint control unit communicates with the outside through the DB9 interface and transmits data; the multipoint control unit receives a plurality of radar signals, ultrasonic signals and GPS signals acquired by external equipment, transmits the radar signals, the ultrasonic signals and the GPS signals to the system on chip through an Ethernet port, and stores the radar signals, the ultrasonic signals and the GPS signals in the storage module.
In some embodiments of the present utility model, the bus management system provides a power source of a first voltage value through a power bus, the power source of the first voltage value is converted into a power source of a second voltage value through a first power management chip, and the power source of the second voltage value is used for supplying power to a camera module connected to the camera video signal deserializing system; the system on a chip provides a power supply with a third voltage value for supplying power to the camera video signal deserializing system, the power supply with the third voltage value is converted into a power supply with a fourth voltage value through a second power management chip, and the power supply with the fourth voltage value is used for supplying power to a deserializer contained in the camera video signal deserializing system; the power supply of the system on chip is from a power supply of a first voltage value of a power bus of the bus management system or is from a direct power supply of a front side DC interface; the power supply of the multipoint control unit is from a power supply of a first voltage value of a power bus of the bus management system.
In some embodiments of the utility model, the communication bus of the bus management system comprises a CAN converter and a UART converter; the CAN converter is connected with the system on chip and the multipoint control unit through a CAN bus; the UART converter is connected with the system on chip and the multipoint control unit through a UART bus.
In some embodiments of the utility model, the device further comprises an automotive connector, and the power bus and the communication bus are communicated with the outside through the automotive connector and the automotive special wire harness.
In some embodiments of the utility model, the bus management system further comprises a direct current, DC, power supply circuit coupled to the automotive connector, the DC power supply circuit powering the multipoint control unit.
In some embodiments of the utility model, the apparatus further comprises a plurality of test points for signal extraction in the deserializer peripheral circuit.
The device for automatic driving data acquisition can be used for deserializing GMSL into CSI signals based on the camera video deserializing system and directly transmitting the CSI signals to the system on chip, so that the power consumption load and the software and hardware design cost of a field programmable gate array are avoided, information from the outside is processed through the multipoint control unit and transmitted to the system on chip through an Ethernet port for storage, and efficient automatic driving automobile data acquisition is realized.
Additional advantages, objects, and features of the utility model will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the utility model. The objectives and other advantages of the utility model may be realized and attained by the structure particularly pointed out in the written description and drawings.
It will be appreciated by those skilled in the art that the objects and advantages that can be achieved with the present utility model are not limited to the above-described specific ones, and that the above and other objects that can be achieved with the present utility model will be more clearly understood from the following detailed description.
Drawings
The accompanying drawings, which are included to provide a further understanding of the utility model and are incorporated in and constitute a part of this specification, illustrate and together with the description serve to explain the utility model. In the drawings:
fig. 1 is a schematic structural diagram of an apparatus for automatic driving data acquisition according to an embodiment of the present utility model.
Fig. 2 is a schematic diagram of a peripheral circuit of a deserializer according to an embodiment of the utility model.
Fig. 3 is a schematic diagram of a portion of a peripheral circuit of a deserializer according to an embodiment of the utility model.
Fig. 4 is a schematic diagram of a voltage domain switching circuit using a resistor switching chip according to an embodiment of the utility model.
Fig. 5 is a schematic diagram of a voltage domain switching circuit using a level-switching chip according to an embodiment of the utility model.
Fig. 6 is a schematic diagram of a voltage conversion circuit according to an embodiment of the utility model.
Fig. 7 is a schematic diagram of a buck converter according to an embodiment of the utility model.
Fig. 8 is a schematic diagram of a signal quality enhancement transceiver according to an embodiment of the present utility model.
Fig. 9 is a schematic diagram of a driver/receiver circuit according to an embodiment of the utility model.
Detailed Description
The present utility model will be described in further detail with reference to the following embodiments and the accompanying drawings, in order to make the objects, technical solutions and advantages of the present utility model more apparent. The exemplary embodiments of the present utility model and the descriptions thereof are used herein to explain the present utility model, but are not intended to limit the utility model.
In this case, in order to avoid obscuring the present utility model by unnecessary details, only the structures closely related to the scheme according to the present utility model are shown in the drawings, and other details not greatly related to the present utility model are omitted.
It should be emphasized that the term "comprises/comprising" when used herein is taken to specify the presence of stated features, elements, or components, but does not preclude the presence or addition of one or more other features, elements, or components.
It is also noted herein that the term "coupled" may refer to not only a direct connection, but also an indirect connection in which an intermediate is present, unless otherwise specified.
Hereinafter, embodiments of the present utility model will be described with reference to the accompanying drawings. In the drawings, like reference numerals refer to the same or similar parts.
The existing automatic driving acquisition device is mostly large-scale industrial personal computers (Industrial Personal Computer, IPC), the industrial personal computers are high in hardware cost, large in size, heavy in machine body and high in power consumption, and do not support a special wire harness interface of an automobile, a field programmable gate array is used for processing CSI video signals and transmitting the signals to a main board through PCIe, the power consumption load and the design cost of software and hardware are greatly increased by the field programmable gate array, and the industrial personal computers are mainly provided with extensible clamping grooves, so that various PCIe/CPCI/PXIe extended signal acquisition card interfaces are exposed outside and connected with various bus connectors of the automobile, and further mess of an industrial personal computer panel is caused. The GMSL video signal acquisition card is used in the prior art, and is a PCIe expansion card for acquiring signals of an automobile camera. The serial computer expansion bus standard (PCIe, peripheral component interconnect express), which in turn includes PCIe CPCI/PXIe, is a range of data transmission protocol standards. In addition, the more components of the industrial personal computer are, the more components are, the more the structure of the automatic driving data acquisition device is complicated, and the stability and maintainability of the system are reduced. Meanwhile, the requirement on the specification of the assembly is too high, the acquisition function of the automatic driving data acquisition industrial personal computer mainly depends on various PCIe/CPCI/PXIe expansion signal acquisition cards, and the requirement on the number of PCIe/CPCI/PXIe expansion slots of the main board or the back board is high. The number of PCIe channels supported by the CPU of the home host is small, and it is difficult to extend a large number of acquisition expansion cards (i.e., PCIe acquisition cards), so that a server-level processor is required to access more PCIe channels. The larger number of PCIe/CPCI/PXIe expansion slots of the main board or the back board means that the industrial personal computer needs larger shell design and has higher strength requirement on the shell. The CPU, GPU and various PCIe/CPCI/PXIe expansion signal acquisition cards of the automatic driving data acquisition industrial personal computer have very high power consumption, and the whole power supply power is at least required to be reserved to 750 watts, so that the requirements on the output power and the stability of the vehicle-mounted power supply are very high. Meanwhile, the industrial personal computer needs a better heat dissipation environment, but the heat dissipation environment conflicts with the closed environment of the trunk of the automobile. In addition, the operation mode with large power consumption greatly reduces the service life of hardware. Such high power consumption, for better heat dissipation, requires larger fan blades of the heat dissipation fan and faster rotating speed, and can generate great noise when in use. Because the components are more, the volume of the components is larger, and enough heat dissipation air channels are needed to be reserved, the whole volume of the case is huge, and the industrial personal computer body is heavy. And the handling, the installation and the disassembly of the automatic driving data acquisition industrial personal computer are not facilitated. The price of the commercial GMSL video signal PCIe acquisition card is about 3 ten thousand yuan, the price of the server-level main board and the price of the CPU are tens of thousands, and the price of the automatic driving data acquisition industrial personal computer is different from hundreds of thousands to hundreds of thousands. Taking a GMSL video signal PCIe acquisition card as an example, the GMSL video signal transmitted by the camera module is converted into a CSI signal through a deserializer, and then the signal processed by an FPGA (Field Programmable Gate Array ) is transmitted to a main board through PCIe. Wherein the FPGA portion greatly increases the power consumption load and the software and hardware design cost. The automatic driving data acquisition industrial personal computer adopts a multi-expansion card slot mode to expose various PCIe/CPCI/PXIe expansion signal acquisition card interfaces and is connected with various bus connectors of an automobile. If the number of buses is too large, the panel of the industrial personal computer is fully inserted with various wire harnesses, and the wire harnesses are messy. In addition, when the automobile bus connector harness is not long enough, it is also necessary to use an additional extension cord for connection.
The utility model provides a device for automatic driving data acquisition, which aims to solve the problems of a large industrial personal computer adopted by the existing data acquisition device in an automatic driving automobile.
Fig. 1 is a schematic structural diagram of an apparatus for automatic driving data acquisition according to an embodiment of the present utility model. The device comprises a camera video signal deserializing system, a system on chip, an industrial grade network switch, a multi-point control unit and a bus management system, wherein the system on chip and the multi-point control unit are connected with the industrial grade network switch through an Ethernet port and transmit signals and data.
As shown in fig. 1, the device for automatic driving data collection specifically includes:
(1) The camera video signal deserializing system comprises a deserializer and a deserializer peripheral circuit, wherein the deserializer is used for deserializing a plurality of GMSL video signals from the camera module into CSI video signals, and the CSI video signals are transmitted to the system on a chip through the deserializer peripheral circuit.
Among them, GMSL (Gigabit Multimedia Serial Links, gigabit multimedia serial link) signal (or GMSL2 signal) is a high-speed serial interface proposed by the mei company, and is suitable for transmission of audio, video and control signals. Where GMSL is for 3K and GMSL2 is for 4K. GMSL is a communication protocol suitable for transmission of audio, video and control signals, and its core technology is serializer/deserializer technology, where parallel data streams are converted into serial data streams by a serializer, then transmitted at a higher frequency, and then received serial data streams are converted into parallel data streams by a deserializer.
The deserializer peripheral circuit comprises a voltage domain conversion circuit, and the voltage domain conversion circuit comprises a resistance conversion chip and a level conversion chip. Specifically, in a low-speed communication state, a resistance conversion chip is adopted to convert the CSI video signals in different voltage domains in a manner of adjusting resistance through resistance pull-up; and in a high-speed communication state, a level conversion chip is adopted to realize conversion of the CSI video signals in different voltage domains through the level conversion chip. That is, there are two voltage domain switching circuits for the low-speed communication state and the high-speed communication state, respectively, in the deserializer peripheral circuit. It should be explained that, the different voltage domains refer to the difference of the working voltages of the on-chip system and the camera video signal deserializing system in the processes of data transmission and information interaction, so that the on-chip system and the camera video signal deserializing system are communicated by using a voltage domain conversion circuit.
Specifically, in an embodiment of the present utility model, the level conversion of the I2C clock signal and the I2C data signal in the camera video signal deserializing system uses a PCA9306TDCURQ1 standard two-channel level bidirectional converter, and the level conversion of the camera frame synchronization signal, the camera control signal, the camera lock signal, the camera working error feedback signal, and the camera power-on signal uses a TXB0104QPWRQ1 four-channel level bidirectional converter.
(2) The system on chip is integrated with a central processor, a graphic processor, a dynamic random access memory, a storage module and an MIPI interface, receives the CSI video signal from the camera video signal deserializing system through the MIPI interface and stores the CSI video signal into the storage module, and is also used for receiving and storing signals and data from the multipoint control unit.
The MIPI interface (Mobile Industry Processor Interface) is a mobile industry processor interface, specifically defined by industry specifications designed for mobile devices such as smartphones, tablet computers, notebook computers, and hybrid devices. The MIPI standard defines three generic unique physical layers (also known as PHY layers), namely D-PHY, C-PHY and M-PHY.
The system on a chip is integrated with a USB interface, a DP interface, a micro-B interface and a Type-C interface. The USB interface is used for communicating with the outside and transmitting data, the DP interface is used for outputting the CSI video signal outwards, the micro-B interface is used for providing UART debugging and log printing outwards, and the Type-C interface is used for acquiring system burning.
Further, the system on a chip further comprises a power supply power-on module, a forced recovery module and a reset module. The power supply power-on module is used for controlling the power-on state of the system on chip, the forced recovery module is used for forcedly recovering factory setting of the system on chip, and the reset module is used for restarting the system on chip under the condition of dead halt. It should be explained that the power-on module, the forced recovery module and the reset module are in conventional designs in the PC host case and the industrial personal computer case, and the circuit and hardware button designs corresponding to the power-on module, the forced recovery module and the reset module are all in the protection scope of the utility model.
In the actual production, sales and use process of the automatic driving data acquisition device, the on-chip system of the device burns the running program through the Type-C interface in advance, and the on-chip system completes corresponding calculation tasks through the running program, so that efficient receiving, processing and storage of video signals are realized.
(3) The bus management system comprises a power bus and a communication bus, wherein the power bus is used for supplying power to the camera video signal deserializing system, the on-chip system, the industrial network switch and the multipoint control unit, and the communication bus is used for connecting the camera video signal deserializing system, the on-chip system, the industrial network switch and the multipoint control unit, and the camera video signal deserializing system is connected with the on-chip system through the I2C bus and transmits control signals. The bus management system ensures the cleanliness of the device panel on one hand and reduces the cost of operation and maintenance of the device on the other hand.
The bus management system provides a power supply with a first voltage value through the power bus, the power supply with the first voltage value is converted into a power supply with a second voltage value through the first power management chip, and the power supply with the second voltage value is used for supplying power to a camera module connected to the camera video signal deserializing system. The system on chip provides a power supply with a third voltage value for supplying power to the camera video signal deserializing system, the power supply with the third voltage value is converted into a power supply with a fourth voltage value through the second power management chip, and the power supply with the fourth voltage value is used for supplying power to a deserializer contained in the camera video signal deserializing system. The power supply of the system on chip is from a power supply of a first voltage value of a power bus of the bus management system or from a direct power supply of the front side DC interface. The power supply of the multipoint control unit is from a power supply of a first voltage value of a power bus of the bus management system. In a specific embodiment of the present utility model, the first voltage value is 12V, the second voltage value is 8V, the third voltage value is 3.3V, and the fourth voltage value is 1.2V. In one embodiment of the present utility model, the first power management chip is MPQ9840 and the second power management chip is MPQ2179, which are all commercially available power management chips.
The communication bus of the bus management system comprises a CAN converter and a UART converter. The CAN converter is connected with the on-chip system and the multipoint control unit through a CAN bus, and the UART converter is connected with the on-chip system and the multipoint control unit through a UART bus. For example, a UART signal of the access multi-point control unit and/or a UART signal of the system on chip are converted by the UART converter, and then are communicated with the outside and data are collected by the 40Pin automobile connector and the automobile special wire harness. And seven CAN signals of the access multi-point control unit and/or one CAN signal of the on-chip system are converted by a CAN converter and then communicated with the outside and data acquired by a 40Pin automobile connector and an automobile special wire harness.
In some embodiments of the present utility model, a DB9 interface is integrated on the multipoint control unit, and the multipoint control unit communicates with the outside through the DB9 interface and transmits data. It should be noted that, the multipoint control unit receives multiple kinds of radar signals, ultrasonic signals and GPS signals collected by the external device, and transmits the signals to the system on chip through the ethernet port, and the signals are stored in the storage module by the system on chip. Optionally, the LIN bus and the CAN bus are integrated on the multipoint control unit, and the LIN bus is based on a SCI (UART) data format, and adopts a mode of a single master controller/multiple slave devices, which is a special case in UARTs. The multipoint control unit converts the signal on the LIN bus into a signal on the CAN bus, and the multipoint control unit transmits the signal on the CAN bus based on the DB9 interface.
In some embodiments of the utility model, the device further comprises an automobile connector, and the power bus and the communication bus are communicated with the outside through the automobile connector and the special wire harness of the automobile. In one embodiment of the utility model, the automotive connector is a 40PIN dedicated automotive connector.
In some embodiments of the utility model, the bus management system further comprises a direct current, DC, power supply circuit coupled to the automotive connector, the DC power supply circuit powering the multipoint control unit. A Direct Current (DC) interface is a relatively common charging port, and is a standby power supply scheme integrated in the device.
In one embodiment of the utility model, a debug access interface (Debug Access Port, DAP) interface is also integrated on the multipoint control unit for the technician to debug. In yet another embodiment of the present utility model, the debug system of cortex 2010M3 is based on the ARM latest Core Sight architecture, unlike previous ARM processors, the kernel itself no longer contains a JTAG interface, instead the CPU provides a bus interface that becomes u201c debug Access interface (DAP) u201 d. Through this bus interface, registers of the chip may be accessed, as well as system memory, even when the core is running. The use of this bus interface is done by a Debug Port (DP) device. DPs do not belong to CM3 cores, but they are implemented inside the chip. Available DPs include SWJu2010DP (supporting both traditional JTAG debug and new serial line debug protocols), swu2010DP (with the support for JTAG removed), and the ARM Core Sight product family of jtagau 2010DP modules.
In some embodiments of the present utility model, the ethernet ports in the device are all universal POE ports, and the universal POE ports can supply power to external POE-supporting devices in a cascade manner. The POE power supply refers to a technology of providing dc power for some IP-based terminals (such as IP phones, wireless lan access points AP (Wireless Access Point), network cameras, etc.) while transmitting data signals for such devices without any modification to the existing ethernet cat.5 wiring (i.e., five-class line) infrastructure.
In some embodiments of the present utility model, the deserializer peripheral circuit includes a first type of circuit including a reference voltage circuit, an I2C clock circuit, an I2C data circuit, a camera frame synchronization circuit, a camera control circuit, a camera lock circuit, a camera working error feedback circuit, a camera power up circuit, and a power supply circuit. The peripheral circuit of the deserializer further comprises a second type of circuit including a switch node circuit, an enabling circuit, a synchronizing circuit, a power chip running state monitoring circuit, a guiding circuit, a power circuit, a soft start setting circuit and a feedback circuit. The deserializer peripheral circuit further includes a third type of circuit including a VIN power circuit, a switching node circuit, an enable circuit, a soft start setting circuit, and a feedback circuit.
Further, in some embodiments of the present utility model, the apparatus further comprises a plurality of test points for signal extraction in the deserializer peripheral circuit. Specifically, the camera video signal deserializing system further comprises test points which are led out from first type key signals including a reference voltage signal, an I2C clock signal, an I2C data signal, a camera frame synchronizing signal, a camera control signal, a camera locking signal, a camera work error feedback signal, a camera power-on signal and a power signal in hardware. The camera video signal deserializing system further comprises a test point which is led out from a second type key signal comprising a switch node signal, an enabling signal, a synchronizing signal, a power chip running state monitoring signal, a guiding signal, a power signal, a soft start setting signal and a feedback signal on hardware. The camera video signal deserializing system further comprises a test point led out from a third type of key signals comprising a VIN power supply signal, a switch node signal, an enabling signal, a soft start setting signal and a feedback signal on hardware. The test point is an actually existing physical welding spot led out from the periphery of the target position in the circuit.
In one embodiment of the present utility model, the selected deserializer model MAX96712 is a deserializer chip of the message (Maxim) that deserializes GMSL video signals into CSI (Camera Serial Interface) signals, which correspond to CSI interfaces (Camera Serial Interface, camera serial interfaces).
In one embodiment of the present utility model, the system-on-chip and the camera video signal deserializing system transmit control signals via an I2C bus, I2C (also known as IIC, I 2 C, inter Integrated Circuit) is a simple, bi-directional two-wire synchronous serial bus, which is a multi-master bus, any node connected to the bus can act as both a master and a slave, but only one master can be present at a time.
In an embodiment of the present utility model, as shown in fig. 1, a System On Chip (SOC) in the device is a highly integrated System on Chip, optionally, the System on Chip is an Orin platform of inflight, a CPU, a GPU, a memory, a storage, an ethernet, a USB, an MIPI interface (Mobile Industry Processor Interface) and other bus interfaces are integrated, and a storage unit in the System on Chip is an SSD hard disk connected through an m.2 interface. The system on chip is also integrated with 32GB of DRAM memory and 64GB of eMMC memory, and is connected with the Type-C interface through UPHY for system burning. The special Orin platform for the automatic driving of the Injeida integrates a 12-core Arm architecture A78AE processor, an Ampere architecture GPU (275 TOPS computing power), a 32GB DRAM (204 GB/s bandwidth), a 64GB eMMC and a 2T solid state memory hard disk, and compared with a traditional workstation, the intelligent automatic driving system has the advantages of rich and compact resources, small volume and relatively low cost. The solid state storage hard disk is used for storing collected camera video signals, radar signals, ultrasonic signals, GPS signals and other automatic driving data signals. The system on a chip receives the image signal of the camera video signal deserializing system through the MIPI interface, and transmits a control signal to the deserializer through the I2C bus. And (3) performing system burning by using a Tpye-C interface, and adopting a second-generation USB3.2 protocol. The DP interface is used for outputting video signals for displaying a system interface, so that the development, the debugging and the use are facilitated. And the micro-B interface is used for realizing UART debugging and log printing functions. And the second generation USB3.2 x 2 interface is used for communication or data transmission, and the acquired video data can be output to other devices through the interface. And a gigabit Ethernet port is used for communication or data acquisition with an MCU system or the outside through an industrial POE switch. A UART bus is connected to a UART converter of a power supply and signal bus management system, converted into an RS232 signal, and then communicated with the outside and data acquired through a 40Pin automobile connector and an automobile special wire harness. A CAN bus is connected to a CAN converter of a power supply and signal bus management system, and then the CAN converter is communicated with the outside and data are acquired through a 40Pin automobile connector and an automobile special wire harness. The power is supplied by a 12V power supply of the power and signal bus management system.
In one embodiment of the present utility model, the system on a chip further comprises a windowed exposed heat sink.
In one embodiment of the present utility model, the multipoint control unit (Multi Control Unit, MCU) is a highly integrated microprocessor system, the multipoint control unit selected in one embodiment of the present utility model is a TC397 platform of Infrax, various peripherals and bus interfaces are integrated, including a CAN bus, a LIN bus and an Ethernet port (Eth/Ethernet), and the multipoint control unit is also provided with a DC interface through which power CAN be supplied in standby. The multipoint control unit is used for connecting a UART bus to a UART converter of a power supply and signal bus management system, converting the UART bus into an RS232 signal, and communicating with the outside and collecting data through a 40Pin automobile connector and an automobile special wire harness. Seven CAN buses are connected to a CAN converter of a power supply and signal bus management system, and then the power supply and signal bus management system communicates with the outside and collects data through a 40Pin automobile connector and an automobile special wire harness. And communicating the two converted CAN signals with the outside through a DB9 interface of a side panel of the case and collecting data, wherein LIN is a supplement to CAN, and DB9 corresponds to the CAN interface on the MCU. And a gigabit Ethernet port of a front panel of the chassis is used for communication and data acquisition with a system on chip or the outside through an industrial POE switch. In addition, the data of the Lindar and the Radar are collected through a CAN bus of the MCU, and the MCU transmits the collected data of the Lindar and the Radar to the system on chip through the switch for storage and disc placement. Video signals are mainly collected and processed on the chip, and Lindar and Radar data transmitted by the MCU are received. Although the SOC also has a CAN bus, a Radar signal CAN be collected, and the Radar signal CAN be directly collected by the SOC without passing through the MCU and the switch.
Fig. 2 is a schematic diagram of a peripheral circuit of a deserializer according to an embodiment of the utility model. The de-serializers are each of the type MAX96712, and are responsible for de-serializing 4 GMSL signals, as shown in GMSL PORT a-D and D-PHY PORT a-D in fig. 2, GMSL signal paths are routed through routers and de-serializer is performed as CSI signals by the de-serializer peripheral circuits including IIC bus circuits (including data signal IIC DAT and CLOCK signal IIC CLK) shown in fig. 2, CLOCK GENERATION circuit (CLOCK GENERATION), camera LOCK circuit (LOCK), camera working error feedback circuit (ERR), power supply circuit (PWRDNn), FSYNC circuit and various key circuits from MFP to MAP IO MFPs PINS and IO PERIPHE RALS, most of which are not listed one by one, as usual arrangements in the art. The camera video signal deserializing system uses two MAX96712 deserializers to deserialize the GMSL/GMSL2 video signals input by 8 paths of cameras into CSI signals, and transmits the CSI signals to the SOC through the MIPI interface, so that the video signal acquisition function of the vehicle-mounted camera is realized. Each deserializer can deserialize 4 paths of GMSL video signals, so that the circuit design is simplified, and the stability and maintainability are improved. The 3.3V low-voltage power supply of the camera video signal deserializing system is derived from the SOC system and is used for supplying power to the MAX96712 deserializer and the peripheral circuits. The 1.2V low-voltage power source is derived from a 3.3V low-voltage power source, and is converted to 1.2V through an MPQ2179 power management chip for being used for supplying power to the MAX96712 deserializer. The VIN power supply signal, the switch node signal, the enabling signal, the soft start setting signal, the feedback signal and other key signal key signals are led out of the test points on hardware, so that the waveform of the signals can be observed conveniently, and software and hardware debugging can be facilitated.
Fig. 3 is a schematic diagram of a portion of a peripheral circuit of a deserializer according to an embodiment of the utility model. In the figure, TP21 and TP23 are test points for key signals led out from a key circuit, so that signal waveforms can be conveniently observed, and software and hardware debugging is convenient.
The voltage domain conversion circuit comprises a circuit using a resistance conversion chip and a circuit using a level conversion chip, and the communication function between different voltage domain signals is flexibly realized. Fig. 4 is a schematic diagram of a voltage domain conversion circuit using a resistor conversion chip in an embodiment of the present utility model, where the type of the resistor conversion chip is TXB0104, voltage domain conversion of a 1.8V system and a 3.3V system is implemented by a circuit pull-up method, in a low-speed communication state, signals crossing two power domains of 1.8V and 3.3V are respectively pulled up by resistors, and the values of the resistors are adjusted to match the impedance, so that the signals are pulled up into respective power domains, where a resistor on a pin of a power supply to a device is called a pull-up resistor, and the effect is that the pin is normally used as a high level. Fig. 5 is a schematic diagram of a voltage domain switching circuit using a level switching chip, which is of the type PCA9306, for implementing signal switching between different voltage domains in combination with IIC-BUS MASTER and IIC-BUS slave, and in a high-speed communication state, using a dedicated level switching chip can enable signals to be switched more quickly and stably in two power domains, namely, 1.8V and 3.3V. In yet another embodiment of the present utility model, the camera video signal deserializing system, the I2C clock signal and the I2C data signal level conversion use a PCA9306TDCURQ1 car gauge level two-channel level bidirectional converter, the camera frame synchronization signal, the camera control signal, the camera lock signal, the camera working error feedback signal, the camera power-on signal level conversion use a TXB0104QPWRQ1 four-channel level bidirectional converter.
Fig. 6 is a schematic diagram of a voltage conversion circuit according to an embodiment of the present utility model, which is implemented based on a power management chip (or voltage converter), and is of the type MPQ9840 power management chip, and an 8V high voltage power source of the camera video signal deserializing system, a 12V power source from the power source and signal bus management system, is converted to 8V through the MPQ9840 power management chip, and is used for powering 8 camera modules. The key signals such as the switch node signal, the enabling signal, the synchronizing signal, the power chip running state monitoring signal, the guiding signal, the power signal, the soft start setting signal, the feedback signal and the like are all led out of the test points on hardware, so that the waveform of the signals can be conveniently observed, and the software and hardware debugging is convenient.
Fig. 7 is a schematic diagram of a buck converter circuit according to an embodiment of the present utility model, where the buck converter circuit is based on a power management chip, and the model is MPQ2179, and the 3.3V low voltage power source of the camera video signal deserializer system is derived from the SOC system for supplying power to the MAX96712 deserializer and the peripheral circuits. The 1.2V low-voltage power source is derived from a 3.3V low-voltage power source, and is converted to 1.2V through an MPQ2179 power management chip for being used for supplying power to the MAX96712 deserializer. The VIN power supply signal, the switch node signal, the enabling signal, the soft start setting signal, the feedback signal and other key signal key signals are led out of the test points on hardware, so that the waveform of the signals can be observed conveniently, and software and hardware debugging can be facilitated.
In yet another embodiment of the present utility model, a signal quality improvement transceiver circuit is further included, and fig. 8 is a schematic diagram of a signal quality improvement transceiver circuit according to an embodiment of the present utility model, and the CAN signal quality improvement (SIC) transceiver is model number TJA1462. FIG. 9 is a schematic diagram of a driver/receiver circuit employing a 3V to 5.5V dual channel 250kbps RS-232 circuit with TEC-ESD protection of +/-15Kv, model TRS3232E, in accordance with an embodiment of the present utility model.
The device for automatic driving data acquisition provided by the utility model has the advantages that the structure is simple, the requirements on the specification of components are not forbidden to be reduced, the energy consumption is further reduced, the mention of the device is reduced, the hardware cost is optimized, the signal acquisition mode is optimized, the system performance is improved, and the panel is more concise based on the design of the bus structure.
Simple structure the device for automatic driving data collection is only composed of five parts of a camera video signal deserializing system, a system on chip, a multi-point control unit, an industrial network switch, a power supply and a signal bus management system. The system on a chip integrates the functions of a CPU, a GPU, a main board, a memory, a hard disk and a cooling fan of the traditional automatic driving data acquisition industrial control computer case to a high degree. The camera video signal deserializing system simplifies the FPGA and peripheral circuits of the GMSL video signal acquisition card module, and simultaneously realizes the video signal acquisition function. The bus management system is responsible for power management and signal bus management of the whole equipment, other automatic driving data acquisition functions are realized through a 40Pin automobile connector and an automobile special wire harness, and a novel structure is used for greatly simplifying the data acquisition scheme of the PCIe/CPCI/PXIe extended signal acquisition card.
The requirements on the component specifications are reduced, the device for automatic driving data acquisition is different from the prior automatic driving data acquisition industrial personal computer, the signals are not input through PCIe/CPCI/PXIe channels, more signal acquisition functions are realized without depending on the number of PCIe/CPCI/PXIe expansion slots of a main board, the number of PCIe channels supported by a CPU is not needed, and the acquisition functions of various automatic driving data are realized only through signal interaction among a camera video signal deserializing system, a system on chip, a multipoint control unit, an industrial network switch and a bus management system. In addition, the structure greatly reduces the volume and reduces the requirement on the strength of the shell.
The power consumption is low, the power consumption of the camera video signal deserializing system of the device for automatic driving data acquisition is designed to be 32 watts, the maximum power consumption of the system on chip is designed to be 60 watts, the power consumption of the multipoint control unit is designed to be 30 watts, the power consumption of the industrial network switch is designed to be 24 watts, and the power consumption of the power supply and signal bus management system is designed to be 10 watts. Based on the data, the maximum power consumption of the device for automatic driving data acquisition provided by the application is designed to be 200 watts, which is only one fourth of the power consumption of a traditional automatic driving data acquisition industrial personal computer. The lower power consumption requirement does not require the output power of the vehicle-mounted power supply, and meanwhile, the automatic driving data acquisition device can be operated stably more easily. In addition, the design of low power consumption does not need to consider the heat dissipation environment excessively when the device is used, and the larger closed space can not generate heat accumulation, so that the service life of the device is prolonged. Because the power consumption of the device is lower, besides the SOC system, other four components adopt a fanless heat dissipation design, so that the fan noise during the running of the equipment is greatly reduced. The fan part of the SOC system is independently windowed and exposed out of the chassis, so that the heat dissipation performance of the system on chip is improved, and the heat dissipation effect of other systems is not influenced.
The device for automatic driving data acquisition has the advantages of small size, light weight, few components and simple structure. The four components except the SOC system adopt fanless heat dissipation design, and a heat dissipation air duct is not needed to be considered. The width, depth and height of the device are 240mm and 210mm and 75.8mm, and compared with the traditional automatic driving data acquisition industrial personal computer, the device greatly reduces the volume and the weight. The device has small and light whole volume and is easy to carry, install and detach.
The device for acquiring the automatic driving data has the advantages that hardware components are optimized, the hardware cost of the device for acquiring the automatic driving data is about 1.7 ten thousand yuan except for the system on a chip, the video signal deserializing system of the camera is about 0.3 ten thousand yuan, the multipoint control unit is about 0.4 ten thousand yuan, the industrial network switch is less than 0.1 ten thousand yuan, and the bus management system is about 0.1 ten thousand yuan.
The implementation mode of signal acquisition is optimized, and after the GMSL video signal transmitted by the camera module is converted into the CSI signal through the deserializer by the camera video signal deserializing system of the device for automatic driving data acquisition, the CSI signal is directly transmitted to the SOC system through the MIPI camera interface, and the CSI signal is not required to be transmitted to a main board through PCIe after being processed by an FPGA and then is transmitted to a CPU or a GPU. The video signal processing and transmission modes of the camera do not depend on PCIe interfaces and do not need to be processed by FPGA, and the optimization design greatly reduces the power consumption load and the design cost of software and hardware. Compared with a GMSL video signal PCIe acquisition card, the camera video signal deserializing system of the device greatly simplifies signal processing and transmission modes.
The panel is more concise, and the device for automatic driving data acquisition reserves a 40Pin automobile connector besides the power supply and signal bus management system. The 40Pin automobile connector interface integrates a power input and various signal bus interfaces, and is directly connected to various bus connectors of an automobile in cooperation with a special automobile link harness. Besides the 40Pin automobile connector used by the power supply and signal bus management system, the connection mode of different bus connectors of the automobile and the chassis panel is greatly simplified, so that the chassis panel is tidier and clearer, and is easier to troubleshoot and use and maintain. Besides the automobile connecting wire harness used by the power supply and the signal bus management system, the length of each bus can be adjusted at will, and when the automobile connecting wire is not long enough, no extra extension line is needed. In addition, the signal shielding layer is additionally arranged outside the automobile connecting wire harness, so that the interference and influence of external signals on the wire harness can be effectively avoided.
Moreover, because the Ethernet interface of the industrial grade switch can carry out POE cascade power supply on external equipment, and the power supply voltage is adjustable, the industrial grade switch can work normally when the external equipment has no power supply environment.
Those of ordinary skill in the art will appreciate that the exemplary components, systems, and … … described in connection with the embodiments disclosed herein can be implemented in hardware, software, or a combination of both. The particular implementation is hardware or software dependent on the specific application of the solution and the design constraints. When implemented in hardware, it may be, for example, an electronic circuit, an Application Specific Integrated Circuit (ASIC), suitable firmware, a plug-in, a function card, or the like. When implemented in software, the elements of the utility model are the programs or code segments used to perform the required tasks. The program or code segments may be stored in a machine readable medium or transmitted over transmission media or communication links by a data signal carried in a carrier wave.
It should be understood that the utility model is not limited to the particular arrangements and instrumentality described above and shown in the drawings.
In this disclosure, features that are described and/or illustrated with respect to one embodiment may be used in the same way or in a similar way in one or more other embodiments and/or in combination with or instead of the features of the other embodiments.
The above description is only of the preferred embodiments of the present utility model and is not intended to limit the present utility model, and various modifications and variations can be made to the embodiments of the present utility model by those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present utility model should be included in the protection scope of the present utility model.

Claims (10)

1. The device for automatic driving data acquisition is characterized by comprising a camera video signal deserializing system, a system on chip, an industrial grade network switch, a multipoint control unit and a bus management system, wherein the system on chip and the multipoint control unit are connected with the industrial grade network switch through an Ethernet port and transmit signals and data;
the camera video signal deserializing system comprises a deserializer and a deserializer peripheral circuit, wherein the deserializer is used for deserializing a plurality of GMSL video signals from the camera module into CSI video signals, and the CSI video signals are transmitted to the system on chip through the deserializer peripheral circuit;
the system on chip is integrated with a central processor, a graphic processor, a dynamic random access memory, a storage module and an MIPI interface, receives the CSI video signal from the camera video signal deserializing system through the MIPI interface, stores the CSI video signal into the storage module, and is also used for receiving and storing signals and data from the multipoint control unit;
The bus management system comprises a power bus and a communication bus, wherein the power bus is used for supplying power to the camera video signal deserializing system, the system on chip, the industrial network switch and the multipoint control unit, and the communication bus is used for connecting the camera video signal deserializing system, the system on chip, the industrial network switch and the multipoint control unit, and the camera video signal deserializing system is connected with the system on the chip through the I2C bus and transmits control signals.
2. The apparatus for automated driving data acquisition of claim 1, wherein the deserializer peripheral circuit comprises a voltage domain conversion circuit comprising a resistance conversion chip and a level conversion chip;
in a low-speed communication state, a resistance conversion chip is adopted to convert the CSI video signals in different voltage domains in a manner of adjusting resistance through resistance pull-up;
and in a high-speed communication state, a level conversion chip is adopted to realize conversion of the CSI video signals in different voltage domains through the level conversion chip.
3. The device for automatic driving data collection according to claim 1, wherein the system on chip is integrated with a USB interface, a DP interface, a micro-B interface, and a Type-C interface;
The USB interface is used for communicating with the outside and transmitting data;
the DP interface is used for outputting the CSI video signal to the outside;
the micro-B interface is used for providing UART debugging and log printing for the outside;
the Type-C interface is used for acquiring system burn.
4. The apparatus for automated driving data collection of claim 3, wherein the system-on-chip further comprises a power-on module, a forced recovery module, and a reset module;
wherein, the liquid crystal display device comprises a liquid crystal display device,
the power supply power-on module is used for controlling the power-on state of the system on a chip;
the forced recovery module is used for forcedly recovering factory settings of the system on chip;
the reset module is used for restarting the system on chip under the condition of dead halt.
5. The device for automatic driving data collection according to claim 1, wherein a DB9 interface is integrated on the multipoint control unit, and the multipoint control unit communicates and transmits data with the outside through the DB9 interface;
the multipoint control unit receives a plurality of radar signals, ultrasonic signals and GPS signals acquired by external equipment, transmits the radar signals, the ultrasonic signals and the GPS signals to the system on chip through an Ethernet port, and stores the radar signals, the ultrasonic signals and the GPS signals in the storage module.
6. The apparatus for automated driving data collection according to claim 1, wherein,
the bus management system provides a power supply with a first voltage value through a power bus, the power supply with the first voltage value is converted into a power supply with a second voltage value through a first power management chip, and the power supply with the second voltage value is used for supplying power to a camera module connected to the camera video signal deserializing system;
the system on a chip provides a power supply with a third voltage value for supplying power to the camera video signal deserializing system, the power supply with the third voltage value is converted into a power supply with a fourth voltage value through a second power management chip, and the power supply with the fourth voltage value is used for supplying power to a deserializer contained in the camera video signal deserializing system;
the power supply of the system on chip is from a power supply of a first voltage value of a power bus of the bus management system or is from a direct power supply of a front side DC interface;
the power supply of the multipoint control unit is from a power supply of a first voltage value of a power bus of the bus management system.
7. The apparatus for automated driving data collection of claim 1, wherein the communication bus of the bus management system comprises a CAN converter and a UART converter;
The CAN converter is connected with the system on chip and the multipoint control unit through a CAN bus;
the UART converter is connected with the system on chip and the multipoint control unit through a UART bus.
8. The apparatus for automated driving data collection according to claim 1, wherein,
the device also comprises an automobile connector, and the power bus and the communication bus are communicated with the outside through the automobile connector and the special wire harness for the automobile.
9. The apparatus for automated driving data collection according to claim 8, wherein,
the bus management system further comprises a direct current, DC, power supply circuit connected with the automobile connector, and the DC power supply circuit provides power for the multipoint control unit.
10. The apparatus for automated driving data collection of claim 1, further comprising a plurality of test points for signal extraction from the deserializer peripheral circuitry.
CN202320098310.6U 2023-02-01 2023-02-01 Device for automatic driving data acquisition Active CN219800292U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202320098310.6U CN219800292U (en) 2023-02-01 2023-02-01 Device for automatic driving data acquisition

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202320098310.6U CN219800292U (en) 2023-02-01 2023-02-01 Device for automatic driving data acquisition

Publications (1)

Publication Number Publication Date
CN219800292U true CN219800292U (en) 2023-10-03

Family

ID=88188680

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202320098310.6U Active CN219800292U (en) 2023-02-01 2023-02-01 Device for automatic driving data acquisition

Country Status (1)

Country Link
CN (1) CN219800292U (en)

Similar Documents

Publication Publication Date Title
CN108111382B (en) Communication device based on I3C bus and communication method thereof
CN112100102B (en) Interface management circuit, graphic signal generator and USB TYPE-C patch cord
CN104599227A (en) DDR3 arbitration controller and method applied to high-speed CCD data storage
US20210315115A1 (en) Electronic device, expansion card assembly, server device and management method therefor
CN116680220B (en) Signal transceiver and signal receiving and transmitting system
CN103324596A (en) VME single board computer device based on X 86 system architecture processor
CN219800292U (en) Device for automatic driving data acquisition
CN111273742B (en) High-density service modularization system based on orthogonal framework
US10860513B1 (en) I3C hub promoting backward compatibility with I2C
CN209433225U (en) Processing unit for train network input-output system
CN106354466A (en) Inner network host and outer network host switching device sharing same display device, and inner network host and outer network host switching method
CN103530256B (en) The process device and method of CPCIe and PCI protocol data
CN113904970B (en) Transmission system and method of semiconductor test equipment
CN115303203A (en) Debugging board of vehicle-mounted controller, vehicle-mounted controller mainboard and vehicle
CN108924460A (en) A kind of image data acquiring box and image capturing system
CN211375594U (en) Interface extension mechanism based on SW421 treater
CN210667747U (en) Vehicle-mounted multifunctional display screen control circuit
CN113282529A (en) Multi-load general access and heterogeneous processing computing device based on VPX architecture
CN113253652A (en) Unit communication control device, method and unit
CN213094226U (en) CAN communication device based on CPCI bus
CN215117503U (en) Bus manager BA host machine for MVB communication of train
CN113961502B (en) Switch interface management system and method
CN219225512U (en) Server and server management system
CN216249232U (en) High-speed video acquisition and processing circuit structure
CN219555014U (en) Camera data transmission device, vehicle-mounted camera system and vehicle

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant