CN215219687U - ROT connector and Dediprog connector multiplexing automatic switching device - Google Patents
ROT connector and Dediprog connector multiplexing automatic switching device Download PDFInfo
- Publication number
- CN215219687U CN215219687U CN202121088443.2U CN202121088443U CN215219687U CN 215219687 U CN215219687 U CN 215219687U CN 202121088443 U CN202121088443 U CN 202121088443U CN 215219687 U CN215219687 U CN 215219687U
- Authority
- CN
- China
- Prior art keywords
- connector
- chip
- rot
- dediprog
- pull
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 claims abstract description 37
- 238000012795 verification Methods 0.000 claims abstract description 11
- 238000011161 development Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000007689 inspection Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 101150087393 PIN3 gene Proteins 0.000 description 1
- 229910052777 Praseodymium Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000013524 data verification Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- PUDIUYLPXJFUGB-UHFFFAOYSA-N praseodymium atom Chemical compound [Pr] PUDIUYLPXJFUGB-UHFFFAOYSA-N 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Landscapes
- Storage Device Security (AREA)
Abstract
The utility model provides a ROT connector and the multiplexing automatic switch-over's of Dediprog connector device, include: mainboard chip, MUX chip, flash chip, the mainboard chip passes through the MUX chip to be connected with mainboard chip flash, still includes: the safety verification input end of an ROT connector in the connector multiplexing board is connected with the data output end of the flash chip through a first channel of the MUX chip, the burning output end of a Dediprog connector in the connector multiplexing board is connected with the burning input end of the flash chip through the first channel of the MUX chip, the size of a main board is reduced on the premise that the function is not deleted, the automatic detection of the ROT module is realized by adding in-place signal detection, the checking function of the ROT module is effectively avoided being manually bypassed, and the information safety of the main board is improved.
Description
Technical Field
The utility model belongs to the technical field of the mainboard connector and specifically relates to a ROT connector and the multiplexing automatic switch-over's of Dediprog connector device is related to.
Background
ROT (root of trust) is an information security technology proposed by Microsoft, which provides security authentication functions for operations of data access, storage, recovery, authentication, update, etc. based on an ROT module (correspondingly connected to an ROT connector). After the device introduces the ROT module function, all data operations can be smoothly performed only by the verification and authentication of the ROT module, and the capacity of resisting external data intrusion by the device is greatly improved. As the ROT technology gradually matures, it will gradually replace the existing data verification function, and the ROT technology will be a development trend of a server data security solution.
The Dediprog burner (correspondingly connected to the Dediprog connector) is a flash burner with SPI interface designed by didorg praseodymium, and is mainly used to update flash FW (firmware) information of BMC and PCH (Platform Controller Hub, integrated south bridge) on the server motherboard. The flash chip of the mainboard can be refreshed for many times in the early Debug stage, and the online refreshing of the flash FW (firmware) on the mainboard is an essential function realized by the Dediprog burner.
With the development trend of server miniaturization, higher requirements are provided for the size reduction of the server motherboard, and how to implement more hardware functions in a limited space becomes a problem to be optimized urgently. The ROT connector is a 6mm by 21mm 2x20 connector and the Dediprog connector is a 5mm by 15mm 2x10 connector. In situations where the motherboard space is limited, the motherboard space occupied by the two connectors will be critical.
The existing scheme takes BMC as an example: as shown in fig. 1, the server ROT connector and the Dediprog connector are independent in hardware circuit, and when the Dediprog burner is inserted, the Busy signal of the Dediprog connector disables the MUX chip, blocks the communication between the BMC and the flash chip through the ROT connector, and further updates the flash fw. When the Dediprog burner is pulled out, the MUX chip is enabled, and at the moment, the switching of the ROT module and the ROT Bypass function can be realized through manually switching the jumper cap (the BMC is directly connected with the flash chip through the MUX chip and does not pass through the ROT connector, and the data of the flash chip is directly read).
In the prior art, the security verification of the ROT module and the refreshing function of the flash FW can be realized only by simultaneously placing the ROT connector and the Dediprog connector on the mainboard, and the two connectors occupy larger space of the mainboard and are not beneficial to the miniaturization development direction of the mainboard; from the function, when the Dediprog burner works, the function of the ROT module is blocked, that is, the ROT module and the Dediprog burner cannot work simultaneously, and two connectors must be placed on the mainboard, so that the waste of hardware resources is caused, and the cost of the mainboard is increased; because the ROT connector does not have an in-place detection signal, the main board can not know whether the ROT module is inserted or not, and therefore the ROT connector can only be manually switched to avoid the function of the ROT module, an illegal intruder can easily remove the function of the ROT module through manually switching the jumper cap Bypass, and the safety of the system is greatly reduced.
Disclosure of Invention
The utility model discloses a solve the problem that exists among the prior art, the innovation has provided a ROT connector and the multiplexing automatic switch-over's of Dediprog connector device, reduce the device quantity that uses the connector, the mainboard cost has been reduced, realized not deleting under the prerequisite that subtracts the function, reduce the mainboard size, through adding the signal on the throne, realize the automated inspection of ROT module, and then effectively avoided artificial Bypass (Bypass or avoid) ROT module check-up function, mainboard information safety has been increased.
The utility model discloses the first aspect provides a ROT connector and the multiplexing automatic switch-over's of Dediprog connector device, include: mainboard chip, MUX chip, flash chip, the mainboard chip passes through the MUX chip to be connected with mainboard chip flash, still includes: the connector multiplexing board comprises an ROT connector and a Dediprog connector, wherein the safety verification input end of the ROT connector is connected with the data output end of the flash chip through a first channel of the MUX chip, the safety verification output end of the ROT connector is connected with the input end of the mainboard chip, the burning output end of the Dediprog connector is connected with the burning input end of the flash chip through a first channel of the MUX chip, the in-place detection end of the ROT connector and the in-place detection end of the Dediprog connector are both connected with the programmable logic controller, and the control output end of the programmable logic controller is connected with a channel switching control end of the MUX chip.
With reference to the first aspect, in a first possible implementation manner of the first aspect, the data input end of the motherboard chip is connected to the data output end of the flash chip through the second channel of the MUX chip.
With reference to the first aspect, in a second possible implementation manner of the first aspect, the in-place detection end of the ROT connector and the in-place detection end of the Dediprog connector are both connected to the in-place detection input end of the programmable logic controller through a pull-up module.
Furthermore, the pull-up module comprises a pull-up resistor R1 and a first pull-up power supply, one path of the on-position detection input end of the programmable logic controller is connected with one end of the pull-up resistor R1, the other path of the on-position detection input end of the programmable logic controller is respectively connected with the on-position detection end of the ROT connector and the on-position detection end of the Dediprog connector, and the other end of the pull-up resistor R1 is connected with the first pull-up power supply.
Further, the voltage of the first pull-up power supply is 3.3V.
With reference to the first aspect, in a third possible implementation manner of the first aspect, the enable terminal of the MUX chip is connected to the second pull-up power source through a pull-up resistor R2.
Further, the voltage of the second pull-up power supply is 3.3V.
With reference to the first aspect, in a fourth possible implementation manner of the first aspect, the programmable logic controller is a CPLD.
With reference to the first aspect, in a fifth possible implementation manner of the first aspect, the motherboard chip includes a BMC and a PCH.
The utility model discloses a technical scheme include following technological effect:
the utility model discloses a solve the problem that exists among the prior art, the innovation has provided a ROT connector and the multiplexing automatic switch-over's of Dediprog connector device, reduce the device quantity that uses the connector, the mainboard cost has been reduced, realized not deleting under the prerequisite that subtracts the function, reduce the mainboard size, detect through adding the signal on the throne, realize the automated inspection of ROT module, and then effectively avoided artificial Bypass ROT module check-up function, mainboard information safety has been increased.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed.
Drawings
For a clear explanation of the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious for a person skilled in the art to obtain other drawings without creative efforts.
FIG. 1 is a schematic diagram of a prior art structure;
fig. 2 is a schematic structural diagram of a first embodiment of the present invention.
Detailed Description
In order to clearly illustrate the technical features of the present invention, the present invention is explained in detail by the following embodiments in combination with the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. In order to simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and processes are omitted so as to not unnecessarily limit the invention.
Example one
As shown in fig. 2, the utility model provides a device of multiplexing automatic switch-over of ROT connector and Dediprog connector to mainboard chip explains as the BMC for example, include: BMC chip 1, MUX chip 2, BMC flash chip 3, BMC chip 1 is connected with BMC flash chip 3 through MUX chip 2, still includes: the connector multiplexing board 4 and the programmable logic controller 5, the connector multiplexing board 4 comprises an ROT connector 41 and a Dediprog connector 42, a security verification input end of the ROT connector 41 is connected with a data output end of the BMC flash chip 3 through a first channel of the MUX chip 2, a security verification output end of the ROT connector 41 is connected with an input end of the BMC chip 1, a burning output end of the Dediprog connector 42 is connected with a burning input end of the BMC flash chip 3 through a first channel of the MUX chip 2, an in-place detection end of the ROT connector 41 and an in-place detection end of the Dediprog connector 42 are both connected with the programmable logic controller 5, and a control output end of the programmable logic controller 5 is connected with a channel switching control end of the MUX chip 2.
The data input end of the BMC chip 1 is connected with the data output end of the BMC flash chip 3 through the second channel of the MUX chip 2.
In the connector multiplexing board 4, the SPI signal of the burning output end of the Dediprog connector 42 is one-by-one corresponding to the SPI signal of the security verification input end of the ROT connector 41, specifically as follows: the pin IO0 of the Dediprog connector 42 and the ROT2_ BMC _ IO0 of the ROT connector 41 correspond to share the same port and are connected with the pin 1B1 of the first channel of the MUX chip 2, the pin IO1 of the Dediprog connector 42 and the ROT2_ BMC _ IO1 of the ROT connector 41 correspond to share the same port and are connected with the pin 2B1 of the first channel of the MUX chip 2, the pin CLK of the Dediprog connector 42 and the ROT2_ BMC _ CLK of the ROT connector 41 correspond to share the same port and are connected with the pin 3B1 of the first channel of the MUX chip 2, the pin CS0_ N of the Dediprog connector 42 and the ROT2_ CS0_ N of the ROT connector 41 correspond to share the same port and are connected with the pin 4B1 of the first channel of the MUX chip 2, the sharing of the Dediprog connector and the ROT connector is realized, and the multiplexing of the connector is realized.
The in-place detection end of the ROT connector 41 and the in-place detection end of the Dediprog connector 42 are connected with the in-place detection input end of the programmable logic controller 5 through the pull-up module 6.
The pull-up module 6 comprises a pull-up resistor R1 and a first pull-up power source 61, one path of the on-position detection input end of the programmable logic controller 5 is connected with one end of the pull-up resistor R1, the other path of the on-position detection input end is respectively connected with the on-position detection end of the ROT connector 41 and the on-position detection end of the Dediprog connector 42, and the other end of the pull-up resistor R1 is connected with the first pull-up power source 61.
Specifically, the voltage of the first pull-up power source 61 is 3.3V.
The in-place detection end of the ROT connector 41 is specifically: the third PIN (PIN GND PIN3) of the ROT connector to be grounded is no longer grounded and serves as the on-site detection terminal of the ROT connector 41.
The in-place detection end of the Dediprog connector specifically comprises: the third PIN (BUSY _ N) of the Dediprog connector 42 is no longer connected to the MUX chip 2, but acts as a bit detector for the Dediprog connector 42. The presence detection terminal (Pin GND Pin3) of the ROT connector 41 and the presence detection terminal (BUSY _ N) of the Dediprog connector 42 are both connected to the programmable logic controller 5.
Further, the enable terminal of the MUX chip 2 is connected to the second pull-up power supply 7 through a pull-up resistor R2.
Specifically, the voltage of the second pull-up power source 7 is 3.3V.
Further, the programmable logic controller 5 is a CPLD.
The specific working principle is as follows: when the ROT module or the Dediprog burner is inserted into the connector multiplexing board, the in-place detection signal (ROT _ Present signal) of the CPLD is pulled low at this time, the CPLD recognizes that the device (ROT module or Dediprog burner) is inserted, and the MUX chip is switched to the first channel (a-B1 channel) to be opened by controlling the MUX _ CS signal of the output end. If the Dediprog burner is inserted, the update of the BMC flash chip can be carried out, and if the ROT module is inserted, the security verification of the ROT module can be carried out.
When neither the ROT module nor the Dediprog burner is inserted into the connector multiplexing board, the on-site detection signal (ROT _ Present signal) is pulled high by the first pull-up power supply, the CPLD recognizes that no device (the ROT module or the Dediprog burner) is inserted at the moment, the MUX chip is switched to the second channel A-B2(A-B2 channel) to be opened by controlling the MUX _ CS signal of the output end, the multiplexing automatic switching of the ROT connector and the Dediprog connector is further realized, and the multiplexing automatic switching of the ROT module and the Dediprog burner is realized.
The utility model discloses mainboard chip uses BMC to explain as the example in the scheme, also can be PCH or other mainboard chips, the utility model discloses do not limit here.
The utility model discloses a solve the problem that exists among the prior art, the innovation has provided a ROT connector and the multiplexing automatic switch-over's of Dediprog connector device, reduce the device quantity that uses the connector, the mainboard cost has been reduced, realized not deleting under the prerequisite that subtracts the function, reduce the mainboard size, detect through adding the signal on the throne, realize the automated inspection of ROT module, and then effectively avoided artificial Bypass ROT module check-up function, mainboard information safety has been increased.
Although the present invention has been described with reference to the accompanying drawings, it is not intended to limit the scope of the present invention, and those skilled in the art should understand that various modifications or variations that can be made by those skilled in the art without inventive work are still within the scope of the present invention.
Claims (9)
1. An apparatus for multiplexing automatic switching between a ROT connector and a Dediprog connector, comprising: mainboard chip, MUX chip, flash chip, mainboard chip passes through the MUX chip and is connected with mainboard chip flash, characterized by still includes: the connector multiplexing board comprises an ROT connector and a Dediprog connector, wherein the safety verification input end of the ROT connector is connected with the data output end of the flash chip through a first channel of the MUX chip, the safety verification output end of the ROT connector is connected with the input end of the mainboard chip, the burning output end of the Dediprog connector is connected with the burning input end of the flash chip through a first channel of the MUX chip, the in-place detection end of the ROT connector and the in-place detection end of the Dediprog connector are both connected with the programmable logic controller, and the control output end of the programmable logic controller is connected with a channel switching control end of the MUX chip.
2. The apparatus of claim 1, wherein the data input terminal of the motherboard chip is connected to the data output terminal of the flash chip through the second channel of the MUX chip.
3. The apparatus of claim 1, wherein the in-place detection terminal of the ROT connector and the in-place detection terminal of the Dediprog connector are connected to the in-place detection input terminal of the PLC through pull-up modules.
4. The apparatus according to claim 3, wherein the pull-up module comprises a pull-up resistor R1 and a first pull-up power supply, one path of the on-bit detection input terminal of the programmable logic controller is connected to one end of a pull-up resistor R1, the other path of the on-bit detection input terminal of the programmable logic controller is connected to the on-bit detection terminal of the ROT connector and the on-bit detection terminal of the Dediprog connector, and the other end of the pull-up resistor R1 is connected to the first pull-up power supply.
5. The apparatus of claim 4, wherein the voltage of the first pull-up power supply is 3.3V.
6. The ROT connector and Dediprog connector multiplexing automatic switching device of claim 1, wherein the enable terminal of the MUX chip is connected to the second pull-up power source through a pull-up resistor R2.
7. The apparatus of claim 6, wherein the voltage of the second pull-up power supply is 3.3V.
8. The apparatus for automatically switching between ROT connector and Dediprog connector according to any of claims 1-7, wherein the programmable logic controller is a CPLD.
9. The apparatus of any of claims 1-7, wherein the motherboard chip comprises a BMC and a PCH.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202121088443.2U CN215219687U (en) | 2021-05-20 | 2021-05-20 | ROT connector and Dediprog connector multiplexing automatic switching device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202121088443.2U CN215219687U (en) | 2021-05-20 | 2021-05-20 | ROT connector and Dediprog connector multiplexing automatic switching device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN215219687U true CN215219687U (en) | 2021-12-17 |
Family
ID=79420171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202121088443.2U Active CN215219687U (en) | 2021-05-20 | 2021-05-20 | ROT connector and Dediprog connector multiplexing automatic switching device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN215219687U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113946536A (en) * | 2021-12-20 | 2022-01-18 | 苏州浪潮智能科技有限公司 | I2C protocol circuit of NVMe hard disk and I2C environment control method |
| CN117155714A (en) * | 2023-10-31 | 2023-12-01 | 苏州元脑智能科技有限公司 | Communication device, method, system, apparatus, medium, encryption system, and server |
-
2021
- 2021-05-20 CN CN202121088443.2U patent/CN215219687U/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113946536A (en) * | 2021-12-20 | 2022-01-18 | 苏州浪潮智能科技有限公司 | I2C protocol circuit of NVMe hard disk and I2C environment control method |
| CN117155714A (en) * | 2023-10-31 | 2023-12-01 | 苏州元脑智能科技有限公司 | Communication device, method, system, apparatus, medium, encryption system, and server |
| CN117155714B (en) * | 2023-10-31 | 2024-02-09 | 苏州元脑智能科技有限公司 | Communication device, method, system, apparatus, medium, encryption system, and server |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN215219687U (en) | ROT connector and Dediprog connector multiplexing automatic switching device | |
| CN106708234A (en) | Method and device for monitoring states of power supplies of system on basis of CPLD | |
| CN107066746B (en) | Method for realizing PCA9555 function through CPLD based on I2C interface | |
| CN102708034A (en) | Computer remote and local monitoring system based on CPU (central processing unit) with serial port function | |
| CN104820474A (en) | Cloud server mainboard, cloud server and realization method thereof | |
| CN102478940A (en) | Control circuit for computer system multiplexing pins | |
| CN100414526C (en) | Method and device for automatically adjusting bus width | |
| CN112783817B (en) | Equipment access detection device, PCIe routing card, system, control method and medium | |
| CN102375775A (en) | System unrecoverable error indication signal detection circuit | |
| CN101354673B (en) | SPD chip error information simulation apparatus of memory | |
| CN111143898B (en) | Data protection method for pluggable memory device | |
| US7539807B2 (en) | Method, apparatus and system for operating an expansion card according to a signaling voltage | |
| CN102305906A (en) | Chip testing method and device | |
| CN102129881A (en) | Solid-state storage disc device and system suitable for peripheral component interconnect express interface | |
| US8700826B2 (en) | Controller, computer system and control method thereof | |
| US7526691B1 (en) | System and method for using TAP controllers | |
| CN203520383U (en) | Fitec mainboard fault display circuit and display card | |
| TWI735869B (en) | Storage control device and control method thereof | |
| CN101178699A (en) | Hot-swap method and device supporting serial management interface | |
| CN100530119C (en) | Method and relevant apparatus for providing secondary basic input/output system code through synchronizing monitor and control | |
| CN220473935U (en) | PCIE (peripheral component interface express) expansion system supporting identification detection | |
| CN104216816A (en) | Server status information detection system | |
| CN202838309U (en) | Internal storage detection system | |
| CN107741916A (en) | A kind of method that ROM information is obtained based on multiplexing PCIE device | |
| CN220627048U (en) | Embedded network communication mainboard based on RK3399 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |