CN210431009U - Dual-power switching circuit with hardware logic control function - Google Patents
Dual-power switching circuit with hardware logic control function Download PDFInfo
- Publication number
- CN210431009U CN210431009U CN201921639258.0U CN201921639258U CN210431009U CN 210431009 U CN210431009 U CN 210431009U CN 201921639258 U CN201921639258 U CN 201921639258U CN 210431009 U CN210431009 U CN 210431009U
- Authority
- CN
- China
- Prior art keywords
- power supply
- mos tube
- electronic switch
- switch group
- logic control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Electronic Switches (AREA)
Abstract
The utility model provides a double power supply switching circuit with hardware logic control function, which comprises a first power supply, a second power supply, a logic control unit circuit, a first electronic switch group, a second electronic switch group and a power supply output end; one end of the first power supply is connected with the first electronic switch group, one end of the first electronic switch group is connected with the power supply output end, the second power supply is connected with the second electronic switch group, and one end of the second electronic switch group is connected with the power supply output end; the logic control unit circuit is connected with the first electronic switch group and the second electronic switch group; the logic control unit circuit comprises a logic control unit, a first MOS tube and a second MOS tube; the output end of the logic control unit is connected with the grid electrode of the first MOS tube, and the drain electrode of the first MOS tube is respectively connected with the grid electrode of the second MOS tube and the second electronic switch group; the drain electrode of the second MOS tube is connected with the first electronic switch group; the source electrodes of the first MOS tube and the second MOS tube are grounded.
Description
Technical Field
The utility model relates to a switching circuit especially indicates a take dual power supply switching circuit of hardware logic control function.
Background
Along with continuous progress of scientific technology, electronic products are more and more widely applied, and in the actual product design process, some electronic products have hard requirements on dual power supply and management in order to prolong the power supply endurance time of the products or prevent the products from unexpected power failure in the working process. The existing dual power switching technology easily causes mutual consumption of two power supplies.
SUMMERY OF THE UTILITY MODEL
The utility model discloses the technical problem that will solve is: the dual power switching technique has only one control signal and the control is not satisfied and the two power sources are easily consumed.
In order to solve the technical problem, the utility model discloses a technical scheme be:
a double-power-supply switching circuit with a hardware logic control function comprises a first power supply, a second power supply, a logic control unit circuit, a first electronic switch group, a second electronic switch group and a power supply output end; one end of the first power supply is connected with the first electronic switch group, one end of the first electronic switch group is connected with the power supply output end, the second power supply is connected with the second electronic switch group, and one end of the second electronic switch group is connected with the power supply output end; the logic control unit circuit is connected with the first electronic switch group and the second electronic switch group;
the logic control unit circuit comprises a logic control unit, a first MOS tube and a second MOS tube; the output end of the logic control unit is connected with the grid electrode of the first MOS tube, and the drain electrode of the first MOS tube is respectively connected with the grid electrode of the second MOS tube and the second electronic switch group; the drain electrode of the second MOS tube is connected with the first electronic switch group; the source electrodes of the first MOS tube and the second MOS tube are grounded.
Furthermore, the first electronic switch group comprises a third MOS tube and a fourth MOS tube, the second electronic switch group comprises a fifth MOS tube and a sixth MOS tube, wherein the drain electrode of the third MOS tube is connected with the drain electrode of the fourth MOS tube, and the source electrode of the third MOS tube is connected with the first power supply; the drain electrode of the fifth MOS tube is connected with the drain electrode of the sixth MOS tube, and the source electrode of the fifth MOS tube is connected with the second power supply; the source electrode of the fourth MOS tube and the source electrode of the sixth MOS tube are respectively connected with the power output end; the grid electrode of the third MOS tube and the grid electrode of the fourth MOS tube are connected with the drain electrode of the first MOS tube, and the grid electrode of the fifth MOS tube and the grid electrode of the sixth MOS tube are connected with the drain electrode of the second MOS tube.
Further, the logic control unit includes at least five pins.
Furthermore, the logic control unit comprises a power supply pin, a grounding pin, a control signal input pin and a control signal output pin, the power supply pin is connected with a power supply source, one end of the power supply source is connected with the first capacitor in parallel and is grounded, the control signal input pin is connected with a control signal port, the control signal output pin is connected with a first MOS tube grid, and the control signal output pin is connected with a first resistor in parallel and is grounded.
Furthermore, the control signal input pin comprises a first control signal input pin and a second control signal input pin, the first control signal input pin is connected with the first control signal end, the first control signal end is connected with the second resistor in parallel and is grounded, the second control signal end is connected with the second capacitor in parallel and is grounded, and the second control signal end is connected with the fourth resistor in parallel and is grounded.
Furthermore, a third resistor is connected to a circuit of the second control signal input pin connected in parallel with the second power supply.
Furthermore, the circuit also comprises a first diode, a second diode, a fifth resistor and a sixth resistor; the first diode is connected with the second diode in parallel; one end of the first diode is connected with the first power supply, the other end of the first diode is connected with the fifth resistor, and one end of the fifth resistor is connected with the drain electrode of the second MOS tube; one end of the second diode is connected with the second power supply, the other end of the second diode is connected with the sixth resistor, and one end of the sixth resistor is connected with the drain electrode of the first MOS tube.
Furthermore, the first power supply and the second power supply are respectively connected with a third capacitor and a fourth capacitor in parallel and are grounded.
Furthermore, a branch circuit is connected in parallel on a circuit of the power output end and the first electronic switch group, and the branch circuit is connected in series with a fifth capacitor and is grounded.
Further, the number of the branches is at least two.
The beneficial effects of the utility model reside in that: a double-power-supply switching circuit with a hardware logic control function comprises a first power supply, a second power supply, a logic control unit circuit, a first electronic switch group, a second electronic switch group and a power supply output end; one end of the first power supply is connected with the first electronic switch group, one end of the first electronic switch group is connected with the power supply output end, the second power supply is connected with the second electronic switch group, and one end of the second electronic switch group is connected with the power supply output end; the logic control unit circuit is connected with the first electronic switch group and the second electronic switch group;
the logic control unit circuit comprises a logic control unit, a first MOS tube and a second MOS tube; the output end of the logic control unit is connected with the grid electrode of the first MOS tube, and the drain electrode of the first MOS tube is respectively connected with the grid electrode of the second MOS tube and the second electronic switch group; the drain electrode of the second MOS tube is connected with the first electronic switch group; the source electrodes of the first MOS tube and the second MOS tube are grounded. The control signals are used for controlling the switching of the power supplies after logical operation, so that the switching of two paths of power supplies can be comprehensively controlled by a plurality of control signals, and the electronic switch has a bidirectional turn-off function, thereby avoiding the mutual consumption of the two power supplies.
Drawings
The following detailed description of the specific structure of the present invention with reference to the accompanying drawings
Fig. 1 is a schematic circuit diagram of the present invention;
fig. 2 is a circuit diagram of the switching circuit of the present invention;
fig. 3 is a circuit diagram of a part of the logic control unit circuit of the present invention.
Detailed Description
In order to explain technical contents, structural features, and objects and effects of the present invention in detail, the following description is given in conjunction with the embodiments and the accompanying drawings.
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are exemplary and intended to be used for explaining the present invention, and should not be construed as limiting the present invention.
Referring to fig. 1 to fig. 3, a dual power switching circuit with hardware logic control function includes a first power supply C, a second power supply D, a logic control unit circuit, a first electronic switch group, a second electronic switch group, and a power output end E; one end of a first power supply C is connected with a first electronic switch group, one end of the first electronic switch group is connected with a power supply output end E, a second power supply D is connected with a second electronic switch group, and one end of the second electronic switch group is connected with the power supply output end E; the logic control unit circuit is connected with the first electronic switch group and the second electronic switch group;
the logic control unit circuit comprises a logic control unit, a first MOS tube Q1 and a second MOS tube Q2; the output end of the logic control unit is connected with the grid electrode of a first MOS tube Q1, and the drain electrode of the first MOS tube Q1 is respectively connected with the grid electrode of a second MOS tube Q2 and the second electronic switch group; the drain electrode of the second MOS tube Q2 is connected with the first electronic switch group; the sources of the first MOS transistor Q1 and the second MOS transistor Q2 are grounded.
In this embodiment, the first electronic switch set and the second electronic switch set each include two MOS transistors, wherein the drain of the third MOS transistor Q3 is connected to the drain of the fourth MOS transistor Q4, and the source of the third MOS transistor Q3 is connected to the first power supply C; the drain electrode of the fifth MOS transistor Q5 is connected with the drain electrode of the sixth MOS transistor Q6, and the source electrode of the fifth MOS transistor Q5 is connected with a second power supply D; the source electrode of the fourth MOS transistor Q4 and the source electrode of the sixth MOS transistor Q6 are respectively connected with the power output end E; the grid electrode of the third MOS transistor Q3 and the grid electrode of the fourth MOS transistor Q4 are connected with the drain electrode of the first MOS transistor Q1, and the grid electrode of the fifth MOS transistor Q5 and the grid electrode of the sixth MOS transistor Q6 are connected with the drain electrode of the second MOS transistor Q2.
In this embodiment, the logic control unit includes at least five pins; the power supply device comprises a power supply pin, a grounding pin, a control signal input pin and a control signal output pin, wherein the power supply pin is connected with a power supply source, one end of the power supply source is connected with a first capacitor C1 in parallel and is grounded, the control signal input pin is connected with a control signal end, the control signal output pin is connected with a grid electrode of a first MOS transistor Q1, and the control signal output pin is connected with a first resistor R1 in parallel and is grounded.
In this embodiment, there are at least two control signal pins, the first control signal pin is connected to the first control signal terminal X1, the first control signal terminal is connected in parallel to the second resistor R2 and grounded, the second control signal terminal X2 is connected in parallel to the second capacitor C2 and grounded, and the second control signal terminal X2 is connected in parallel to the fourth resistor R4 and grounded.
In this embodiment, a third resistor R3 is connected to a circuit of the second control signal input pin connected in parallel with the second power supply D.
In this embodiment, the device further includes a first diode D1, a second diode D2, a fifth resistor R5, and a sixth resistor R6; the first diode D1 is connected in parallel with the second diode D2; one end of a first diode D1 is connected with a first power supply C, the other end of the first diode D1 is connected with a fifth resistor R5, and one end of a fifth resistor R5 is connected with the drain electrode of the second MOS transistor Q2; one end of the second diode D2 is connected to the second power source D, the other end is connected to the sixth resistor R6, and one end of the sixth resistor R6 is connected to the drain of the first MOS transistor Q1.
In this embodiment, the first power source C and the second power source D are respectively connected in parallel with a third capacitor C3 and a fourth capacitor C4, and are grounded.
In this embodiment, a branch is connected in parallel to a circuit connecting the power output end E and the first electronic switch group, and the branch is connected in series with a fifth capacitor C5 and is grounded.
In this embodiment, there are at least two branches.
The working principle of the present invention is explained as follows:
the third MOS transistor Q3, the fourth MOS transistor Q4, the fifth MOS transistor Q5 and the sixth MOS transistor Q6 respectively form a first electronic switch group and a second electronic switch group function circuit, the logic control unit, the first diode D1, the second diode D2, the fifth resistor R5, the sixth resistor R6, the first MOS transistor Q1 and the second MOS transistor Q2 form a logic control unit circuit, the first control signal terminal X1 and the second control signal terminal X2 are two paths of input control signals of the power supply changeover switch, and the two paths of control signals output a high/low (the high/low level is determined by a truth table of the chip) level from a control signal output pin after being operated by the logic control unit and gate circuit.
When the output of the control signal output pin of the logic control unit is low level, the first MOS transistor Q1 is cut off, the second MOS transistor Q2 is turned on, the control signals CTRL1 and CTRL2 of the electronic switch are low level and high level, respectively, at this time, the first electronic switch group composed of the third MOS transistor Q3 and the fourth MOS transistor Q4 is turned on, the second electronic switch group composed of the fifth MOS transistor Q5 and the sixth MOS transistor Q6 is turned on and cut off, and at this time, the first power supply C is connected to the power supply output end E; when the output of the control signal output pin of the logic control unit is at a high level, the first MOS transistor Q1 is turned on, the second MOS transistor Q2 is turned off, the control signals CTRL1 and CTRL2 of the electronic switch are at a high level and a low level, respectively, at this time, the first electronic switch group composed of the third MOS transistor Q3 and the fourth MOS transistor Q4 is turned off, the second electronic switch group composed of the fifth MOS transistor Q5 and the sixth MOS transistor Q6 is turned on and turned on, and at this time, the second power supply D is connected to the power supply output end E.
Further, a first control signal terminal X1 and a second control signal terminal X2 are two input control signals of the logic control unit, respectively, the first control signal terminal X1 is connected to the processor (CPU), and when the first power supply C and the second power supply D exist simultaneously, the CPU can selectively switch to use the first power supply C or the second power supply D by outputting a high-low level; the second control signal terminal X2 is obtained from the second power supply D by the third resistor R3 and the fourth resistor R4, and when the electronic switch is currently using the second power supply D and the second power supply D disappears (the battery is removed), the electronic switch will automatically switch the electronic switch to the first power supply C according to the function of the logic control unit, so as to avoid the system shutdown caused by sudden power failure of the second power supply D during the power supply process of the system using the second power supply D. A logic control unit is added in the control signal to realize the comprehensive control of two power supply switching by a plurality of control input signals, wherein the plurality of control input signals can come from different occasions such as MCU, unit circuit output, keys and the like, and the scheme is different from the control of two power supply switching by one signal.
Further, taking the first electronic switch group as an example, the first electronic switch group is formed by connecting two P-channel MOS transistors, the MOS model is CON7423, the MOS transistor has the characteristic of high current and low on-resistance, and is suitable for being applied to occasions of high current on-off, the drains of the third MOS transistor Q3 and the fourth MOS transistor Q4 are connected, the sources are connected, VC is a first power input end, VD is a power output end E, CTRL1 is an off-on control signal for bidirectionally turning off the first electronic switch group formed by the third MOS transistor Q3 and the fourth MOS transistor Q4, and when the CTRL signal is low, the first electronic switch group is turned on; when CTRL is high, the first electronic switch group is turned off, the third MOS tube Q3 in the first electronic switch group can turn off the current flowing from VC to VD, the fourth MOS tube Q4 can turn off the current flowing from VD to VC, and the purpose of bidirectional turn-off is realized by the combined action of the third MOS tube Q3 and the fourth MOS tube Q4. Further, a logic control unit in the logic control unit circuit adopts an SN74LVC1G08 two-port input single-port output and gate logic integrated circuit, integrated paths VCC and GND pins are a power supply pin and a ground pin respectively, A, B is connected to a control signal first control signal terminal X1 and a control signal second control signal terminal X2, a Y terminal is a control signal output pin after logic operation, a relation of input and output logic operation of A, B, Y is defined as shown in the following table (H-HIGH level; L-low level) truth table defines control signals input at a A, B terminal in different states, and a level state of a Y output terminal is obtained from the surface. (the logic control unit mentioned above can be freely selected and is not limited to using only SN74LVC1G 08.)
To sum up, the utility model provides a pair of take dual power supply switching circuit of hardware logic control function switches through control signal control power behind the logical operation, not only can realize the switching of two way powers of a plurality of control signal integrated control, and its electronic switch has two-way turn-off function moreover, has avoided two power consumptions each other.
The above only is the embodiment of the present invention, not limiting the patent scope of the present invention, all the equivalent structures or equivalent processes that are used in the specification and the attached drawings or directly or indirectly applied to other related technical fields are included in the patent protection scope of the present invention.
Claims (10)
1. The utility model provides a take dual supply switching circuit of hardware logic control function which characterized in that: the power supply comprises a first power supply, a second power supply, a logic control unit circuit, a first electronic switch group, a second electronic switch group and a power supply output end; one end of the first power supply is connected with the first electronic switch group, one end of the first electronic switch group is connected with the power supply output end, the second power supply is connected with the second electronic switch group, and one end of the second electronic switch group is connected with the power supply output end; the logic control unit circuit is connected with the first electronic switch group and the second electronic switch group;
the logic control unit circuit comprises a logic control unit, a first MOS (metal oxide semiconductor) tube and a second MOS tube; the output end of the logic control unit is connected with the grid electrode of the first MOS tube, and the drain electrode of the first MOS tube is respectively connected with the grid electrode of the second MOS tube and the second electronic switch group; the drain electrode of the second MOS tube is connected with the first electronic switch group; the source electrodes of the first MOS tube and the second MOS tube are grounded.
2. The dual power supply switching circuit with hardware logic control function according to claim 1, wherein: the first electronic switch group comprises a third MOS tube and a fourth MOS tube, the second electronic switch group comprises a fifth MOS tube and a sixth MOS tube, wherein the drain electrode of the third MOS tube is connected with the drain electrode of the fourth MOS tube, and the source electrode of the third MOS tube is connected with the first power supply; the drain electrode of the fifth MOS tube is connected with the drain electrode of the sixth MOS tube, and the source electrode of the fifth MOS tube is connected with the second power supply; the source electrode of the fourth MOS tube and the source electrode of the sixth MOS tube are respectively connected with the power supply output end; the grid electrode of the third MOS tube and the grid electrode of the fourth MOS tube are connected with the drain electrode of the first MOS tube, and the grid electrode of the fifth MOS tube and the grid electrode of the sixth MOS tube are connected with the drain electrode of the second MOS tube.
3. The dual power supply switching circuit with hardware logic control function according to claim 1, wherein: the logic control unit includes at least five pins.
4. The dual power supply switching circuit with hardware logic control function according to claim 3, wherein: the logic control unit comprises a power supply pin, a grounding pin, a control signal input pin and a control signal output pin, the power supply pin is connected with a power supply source, one end of the power supply source is connected with the first capacitor in parallel and is grounded, the control signal input pin is connected with a control signal port, the control signal output pin is connected with the grid electrode of the first MOS tube, and the control signal output pin is connected with a first resistor in parallel and is grounded.
5. The dual power supply switching circuit with hardware logic control function according to claim 4, wherein: the control signal input pins comprise a first control signal input pin and a second control signal input pin, the first control signal input pin is connected with a first control signal end, the first control signal end is connected with the second resistor in parallel and is grounded, the second control signal end is connected with the second capacitor in parallel and is grounded, and the second control signal end is connected with the fourth resistor in parallel and is grounded.
6. The dual power supply switching circuit with hardware logic control function according to claim 5, wherein: and a third resistor is connected on a circuit of the second control signal input pin and the second power supply in parallel.
7. The dual power supply switching circuit with hardware logic control function according to claim 1, wherein: the circuit also comprises a first diode, a second diode, a fifth resistor and a sixth resistor; the first diode is connected in parallel with the second diode; one end of the first diode is connected with the first power supply, one end of the first diode is connected with the fifth resistor, and one end of the fifth resistor is connected with the drain electrode of the second MOS tube; one end of the second diode is connected with the second power supply, the other end of the second diode is connected with the sixth resistor, and one end of the sixth resistor is connected with the drain electrode of the first MOS tube.
8. The dual power supply switching circuit with hardware logic control function according to claim 1, wherein: the first power supply and the second power supply are respectively connected with a third capacitor and a fourth capacitor in parallel and are grounded.
9. The dual power supply switching circuit with hardware logic control function according to claim 1, wherein: and a branch circuit is connected in parallel on a circuit connected with the power output end and the first electronic switch group, and is connected with a fifth capacitor in series and is grounded.
10. The dual power supply switching circuit with hardware logic control function of claim 9, wherein: the number of the branches is at least two.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921639258.0U CN210431009U (en) | 2019-09-27 | 2019-09-27 | Dual-power switching circuit with hardware logic control function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921639258.0U CN210431009U (en) | 2019-09-27 | 2019-09-27 | Dual-power switching circuit with hardware logic control function |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210431009U true CN210431009U (en) | 2020-04-28 |
Family
ID=70367798
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921639258.0U Active CN210431009U (en) | 2019-09-27 | 2019-09-27 | Dual-power switching circuit with hardware logic control function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210431009U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114935968A (en) * | 2022-06-30 | 2022-08-23 | 苏州浪潮智能科技有限公司 | Power strip card and server |
-
2019
- 2019-09-27 CN CN201921639258.0U patent/CN210431009U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114935968A (en) * | 2022-06-30 | 2022-08-23 | 苏州浪潮智能科技有限公司 | Power strip card and server |
| CN114935968B (en) * | 2022-06-30 | 2023-06-16 | 苏州浪潮智能科技有限公司 | Power supply board and server |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN203675093U (en) | Dynamic exclusive-OR gate design based on floating gate technology | |
| CN105720970B (en) | A kind of exclusive or based on FinFET/same to OR circuit | |
| CN101997539A (en) | Programmable logic circuit | |
| CN210431009U (en) | Dual-power switching circuit with hardware logic control function | |
| CN105471412A (en) | Integrated clock gating cell using a low area and a low power latch | |
| CN101222218A (en) | Differential pressure controllable switch | |
| US20170047927A1 (en) | 20v to 50v high current asic pin diode driver | |
| CN103066990B (en) | A kind of output unit circuit based on integrated circuit | |
| US20210405673A1 (en) | Full swing voltage conversion circuit and operation unit, chip, hash board, and computing device using same | |
| CN110247651A (en) | A kind of positive-pressure rotary negative pressure logic circuit based on GaAs HEMT technique | |
| CN108540110A (en) | D type flip flop | |
| CN105720956A (en) | Double-clock control trigger based on FinFET devices | |
| CN102522950A (en) | Electronic chip with output signal slew rate control function | |
| CN113938126B (en) | Voltage latching type level conversion circuit | |
| US7133487B2 (en) | Level shifter | |
| CN102891672B (en) | There is boot-strapped switch and the body bias effect removing method thereof of low on-resistance | |
| CN104617916B (en) | Master-slave flip-flop based on FinFET transistor | |
| CN110932705A (en) | Power rail switching circuit | |
| US9094013B2 (en) | Single component sleep-convention logic (SCL) modules | |
| CN105720948A (en) | Clock control trigger bases on FinFET devices | |
| CN203911896U (en) | Output level compatible circuit of programmable chip | |
| CN106406614B (en) | A kind of timesharing driving circuit and display panel | |
| CN102859877B (en) | Level shifter and semiconductor integrated circuit provided with same | |
| CN102299705B (en) | Level switching nand circuit | |
| CN207200682U (en) | Bidirectional interface circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |