CN205984970U - Multilayer electron bearing structure - Google Patents

Multilayer electron bearing structure Download PDF

Info

Publication number
CN205984970U
CN205984970U CN201620929946.0U CN201620929946U CN205984970U CN 205984970 U CN205984970 U CN 205984970U CN 201620929946 U CN201620929946 U CN 201620929946U CN 205984970 U CN205984970 U CN 205984970U
Authority
CN
China
Prior art keywords
layer
characteristic
characteristic layer
ground floor
bearing structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201620929946.0U
Other languages
Chinese (zh)
Inventor
王新潮
陈灵芝
张凯
陆晓燕
周佳炜
任姣
王津
林昀涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangyin Xinzhilian Electronics Technology Co ltd
Original Assignee
Jiangyin Xinzhilian Electronics Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangyin Xinzhilian Electronics Technology Co ltd filed Critical Jiangyin Xinzhilian Electronics Technology Co ltd
Priority to CN201620929946.0U priority Critical patent/CN205984970U/en
Application granted granted Critical
Publication of CN205984970U publication Critical patent/CN205984970U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model relates to a multilayer electron bearing structure, the structure includes the pin, the pin includes first layer characteristic layer (1), second floor characteristic layer (2) and third layer characteristic layer (3), second floor characteristic layer (2) and third layer characteristic layer (3) form through once electroplating, third layer characteristic layer (3) is not less than first layer characteristic layer (1), first layer characteristic layer (1), second floor characteristic layer (2) and the outer cladding in third layer characteristic layer (3) have dielectric material (4), third layer characteristic layer (3) surface is provided with little etching recess (5). The utility model relates to a multilayer electron bearing structure, it has been solved, and the traditional handicraft is unable to realize or the shortcoming of cost cycle inferior position that the thickness of product is possible ultra -thin moreover to the competitive advantage of product on market is greatly improved.

Description

A kind of multi-layer support structure
Technical field
This utility model is related to a kind of multi-layer support structure, belongs to technical field of semiconductor encapsulation.
Background technology
Current semicon industry, electronic component its size of demand that becomes increasingly complex is less and less, such as computer and electricity The integrated level more and more higher of the consumer electronics such as letter equipment, needs supporting construction such as printed substrate to have high density and pass through dielectric Multiple conductive layers that material is electrically insulated from each other.
General requirement for this supporting construction is reliability and suitable electric property, thinness, hardness, smooth Degree, excellent thermal diffusivity and competitive unit price.
There are multiple manufacture methods can realize the making of supporting construction at present, wherein have a kind of relatively new type wiring board to lead to Cross solid copper pin interconnection conducting, than traditional by dielectric in the hole set electrodeposited coating interconnection conducting by way of be easier control and can By property more preferably, therefore, the interconnection conduction mode of solid copper pin is more uses in multilayer electronic structure.
Traditional interconnects, by solid copper pin, the method that conduction mode makes multi-layer support structure, needs:1. the bottom of at Photoresist layer is covered on plate, 2. exposure imaging forms the negativity characteristic pattern of required figure, 3. plating obtains ground floor characteristic layer, 4. continue to cover photoresist layer, 5. exposure imaging forms the negativity characteristic pattern of required figure, 6. plating obtains second layer feature Layer, 7. removes photoresist layer, 8. uses dielectric material filling bag metal-clad, 9. grinds to expose metal level, 10. covers light again Photoresist layer, 11. expose and are developed in be formed on base plate and need to expose the pattern of metal covering, 12. etchings to expose metal layer image, 13. surface treatments, as shown in figure 1, this technique is subject to energy power restriction, it must assure that its multi-layer support structure being obtained Second layer characteristic layer metal surface less than ground floor so that inside and outside a lot of demands the design of metal covering formed objects cannot realize. Thus have the upgraded version of this technique, its 1 ~ 9 with above-mentioned 1 ~ 9 step, 10. second feature aspect whole face deposited metal, 11. Cover photoresist layer, 12. exposure imagings obtain the negativity figure of third layer metallic pattern, 13. plating obtain third layer metal level, 14. covering photoresist layers, 15. exposure imagings obtain the negativity figure of the 4th layer of metallic pattern, and 16. plating obtain the 4th layer of gold Belong to layer, 17 removing photoresist layers, characteristic metal layer is coated by 18. using dielectric material, and 19. grind to expose metal level, 20. tables Face is processed, its multi-layer support structure being obtained as shown in Fig. 2 the first above-mentioned technique cannot to realize customer drawings upper and lower The demand of metal level similar size, and second technological process production cycle, low cost materials are all relatively many one times, lack cost Advantage.
Utility model content
Technical problem to be solved in the utility model is to provide a kind of multilayer electronic to support knot for above-mentioned prior art Structure, it solve traditional handicraft cannot realize or cost cycle inferior position shortcoming, and the thickness of product can accomplish ultra-thin, from And substantially increase product competitive advantage commercially.
The technical scheme in the invention for solving the above technical problem is:A kind of multi-layer support structure, it includes Pin, described pin includes ground floor characteristic layer, second layer characteristic layer and third layer characteristic layer, described second layer characteristic layer and Three layers of characteristic layer pass through once plating and are formed, and described third layer characteristic layer is not less than ground floor characteristic layer, described ground floor feature Layer, second layer characteristic layer and third layer characteristic layer are coated with dielectric material, and described third layer feature layer surface is provided with microetch Fluting.
Protruding features layer is arranged on described microetch fluting.
Compared with prior art, the utility model has the advantage of:
A kind of multi-layer support structure of this utility model, it solves prior art long flow path, encapsulates thick, high cost asking Topic.From the point of view of processing technology, it adopts pre-packaged method to make substrate, is optimized, different from former work in original technique The needs of skill are pre-packaged twice it is only necessary to once pre-packaged can realize inside and outside lead layer pattern identical demand, original Production cost, production cycle can reduce half, and the thickness of product can also be accomplished thinner, and solving traditional handicraft cannot be real The shortcoming of existing or cost cycle inferior position;From the point of view of product structure, it achieves the design of inside and outside trace layer formed objects, thus saving About wiring space so that package dimension is less, realizes higher integrated level;And because the area of inside and outside metal level is all big In metallic intermediate layer so that metal can form stronger supporting role with dielectric material, form superior lock colloidality energy.This is real With the high integration of new structure, ultrathin, the optimization of smaller szie, superior lock colloidality energy and technological process, life Product cycle, the reduction of cost make product competitive advantage commercially greatly improve.
Brief description
Fig. 1 is the schematic diagram that traditional solid copper pin interconnects the multi-layer support structure that conduction mode makes.
Fig. 2 is the signal of the multi-layer support structure of upgrading process making that traditional solid copper pin interconnects conduction mode Figure.
Fig. 3 is a kind of schematic diagram of multi-layer support structure of this utility model.
Fig. 4 ~ Figure 16 is a kind of each operation flow chart of this utility model multi-layer support structure manufacture method.
Wherein:
Ground floor characteristic layer 1
Second layer characteristic layer 2
Third layer characteristic layer 3
Dielectric material 4
Microetch fluting 5.
Specific embodiment
Below in conjunction with accompanying drawing embodiment, this utility model is described in further detail.
As shown in figure 3, one of the present embodiment multi-layer support structure, it includes pin, and described pin includes One layer of characteristic layer 1, second layer characteristic layer 2 and third layer characteristic layer 3, described second layer characteristic layer 2 and third layer characteristic layer 3 pass through Once plating is formed, and described third layer characteristic layer 3 is not less than ground floor characteristic layer 1, and described ground floor characteristic layer 1, the second layer are special Levy layer 2 and third layer characteristic layer 3 is coated with dielectric material 4, described third layer characteristic layer 3 surface is provided with microetch fluting 5;
Protruding features layer is arranged on described microetch fluting 5.
Its manufacture method is as follows:
Step one, referring to Fig. 4, take a metallic plate as base plate;
Step 2, referring to Fig. 5, base plate covers photoresist layer, exposing and be developed in base plate front, to form ground floor special Levy the negativity characteristic pattern of layer required figure;
Step 3, referring to Fig. 6, plating is to make fisrt feature layer;
Step 4, referring to Fig. 7, continue to second layer photoresist layer, expose and be developed in base plate front formed the second layer The negativity characteristic pattern of characteristic layer required figure;
Step 5, referring to Fig. 8, continue to third layer photoresist layer, expose and be developed in base plate front formed third layer The negativity characteristic pattern of characteristic layer required figure;
Step 6, referring to Fig. 9, once electroplate and make second and third layer of characteristic layer simultaneously;
Step 7, referring to Figure 10, remove photoresist layer;
Step 8, referring to Figure 11, coat all characteristic layers with dielectric material;
Step 9, referring to Figure 12, grind dielectric material face to expose outermost layer feature layer pattern;
Step 10, referring to Figure 13, two sides covers photoresist layer, exposes and is developed in the base plate back side and form windowing required figure Pattern, etching windowing to expose the figure of ground floor characteristic layer;
Step 11, referring to Figure 14, remove photoresist layer;
Step 12, referring to Figure 15, in outermost layer feature layer surface, groove is formed by microetch;
Step 13, referring to Figure 16, grooved area carry out plating formed protruding features layer.
Described step 5 may be repeated repeatedly, thus the characteristic layer of more number of plies;
Adding two kinds of surface treatment modes of step 13 by step 12 or step 12 can make outermost layer feature respectively Layer is realized falling in or raised next structure.
In addition to the implementation, this utility model also includes other embodiment, all employing equivalents or equivalent The technical scheme that substitute mode is formed, all should fall within this utility model scope of the claims.

Claims (2)

1. a kind of multi-layer support structure it is characterised in that:It includes pin, and described pin includes ground floor characteristic layer(1)、 Second layer characteristic layer(2)With third layer characteristic layer(3), described second layer characteristic layer(2)With third layer characteristic layer(3)By once Plating is formed, described third layer characteristic layer(3)Not less than ground floor characteristic layer(1), described ground floor characteristic layer(1), the second layer Characteristic layer(2)With third layer characteristic layer(3)It is coated with dielectric material(4), described third layer characteristic layer(3)Surface is provided with micro- Etched recesses(5).
2. a kind of multi-layer support structure according to claim 1 it is characterised in that:Described microetch fluting(5)On Setting protruding features layer.
CN201620929946.0U 2016-08-23 2016-08-23 Multilayer electron bearing structure Active CN205984970U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201620929946.0U CN205984970U (en) 2016-08-23 2016-08-23 Multilayer electron bearing structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201620929946.0U CN205984970U (en) 2016-08-23 2016-08-23 Multilayer electron bearing structure

Publications (1)

Publication Number Publication Date
CN205984970U true CN205984970U (en) 2017-02-22

Family

ID=58033418

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201620929946.0U Active CN205984970U (en) 2016-08-23 2016-08-23 Multilayer electron bearing structure

Country Status (1)

Country Link
CN (1) CN205984970U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106158811A (en) * 2016-08-23 2016-11-23 江阴芯智联电子科技有限公司 A kind of multi-layer support structure and manufacture method thereof
CN107403770A (en) * 2016-08-29 2017-11-28 上海兆芯集成电路有限公司 Electronic structure and electronic structure array

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106158811A (en) * 2016-08-23 2016-11-23 江阴芯智联电子科技有限公司 A kind of multi-layer support structure and manufacture method thereof
CN106158811B (en) * 2016-08-23 2019-05-14 江阴芯智联电子科技有限公司 A kind of multi-layer support structure and its manufacturing method
CN107403770A (en) * 2016-08-29 2017-11-28 上海兆芯集成电路有限公司 Electronic structure and electronic structure array

Similar Documents

Publication Publication Date Title
US6190493B1 (en) Thin-film multilayer wiring board and production thereof
CN101066005B (en) Multilayer wiring board and method for manufacturing same
CN103404243B (en) Printed circuit board and method for manufacturing the same
CN102867798A (en) Coreless packaging substrate and manufacturing method thereof
CN102918939A (en) Circuit board and manufacturing method therefor
US8785789B2 (en) Printed circuit board and method for manufacturing the same
TWI268012B (en) Electrically conductive structure formed between neighboring layers of circuit board and method for fabricating the same
CN107708287A (en) Distributing board and its manufacture method
CN105704948B (en) The production method of ultra-thin printed circuit board and ultra-thin printed circuit board
CN104134643A (en) Substrate with ultrafine-pitch flip-chip bumps
CN205984970U (en) Multilayer electron bearing structure
CN103717013A (en) Manufacturing method for printed circuit board
CN101730396A (en) Manufacturing method of layer increasing circuit board for increasing circuit density and layer increasing circuit board structure
CN102548254A (en) Nuclear-free preparation method of chip carrier
CN107666770A (en) Has circuit board of weld pad and preparation method thereof
CN103985647A (en) Method for preparing copper cylinder salient points
CN106658959A (en) Flexible circuit board and manufacturing method thereof
TWI578873B (en) Manufacturing method of high-density multilayer board
CN205864853U (en) A kind of printed circuit board
US20120160549A1 (en) Printed circuit board having embedded electronic component and method of manufacturing the same
CN110536565A (en) A kind of filling perforation method of wiring board through-hole
CN1801469A (en) Chip packaging substrate gold finger and contact pad plating nickle gold process
CN106158811B (en) A kind of multi-layer support structure and its manufacturing method
CN105491791A (en) Circuit board with blind hole and processing method of circuit board
TW200830510A (en) Embedded passive device and methods for manufacturing the same

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant