CN203632632U - High-precision zero-crossing synchrotimer - Google Patents

High-precision zero-crossing synchrotimer Download PDF

Info

Publication number
CN203632632U
CN203632632U CN201320883477.XU CN201320883477U CN203632632U CN 203632632 U CN203632632 U CN 203632632U CN 201320883477 U CN201320883477 U CN 201320883477U CN 203632632 U CN203632632 U CN 203632632U
Authority
CN
China
Prior art keywords
circuit
capacitor
input
integrated circuit
zero
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201320883477.XU
Other languages
Chinese (zh)
Inventor
樊战友
卜振东
杨剑青
樊松涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Time Service Center of CAS
Original Assignee
National Time Service Center of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Time Service Center of CAS filed Critical National Time Service Center of CAS
Priority to CN201320883477.XU priority Critical patent/CN203632632U/en
Application granted granted Critical
Publication of CN203632632U publication Critical patent/CN203632632U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Networks Using Active Elements (AREA)

Abstract

A high-precision zero-crossing synchrotimer comprises a filtering coupling circuit, a zero cross detection circuit, a shaping circuit, a voltage conversion circuit and a digital phase shifter, wherein the filtering coupling circuit filters high frequency clutter of input signals, an input end of the zero cross detection circuit is connected with the filtering coupling circuit, an input end of the shaping circuit is connected with the zero cross detection circuit, an input end of the voltage conversion circuit is connected with the shaping circuit, and an input end of the digital phase shifter is connected with the voltage conversion circuit. The high-precision zero-crossing synchrotimer is advantaged by simple structure, small size, low power consumption, high frequency, reliable operation and the like.

Description

High accuracy zero-crossing timing synchronizer
Technical field
The utility model belongs to chronometer time field of measuring technique, is specifically related to the control device of time synchronized.
Background technology
Time measurement and simultaneous techniques are the important component parts of electronic technology, are widely applied in fields such as Aero-Space, location navigation, deep space tracking, information technology, electric power, communications and transportation, metrology and measurements; Time measurement is of far-reaching significance equally to basic scientific research, and zero-crossing timing synchronizer is temporal information encoding and decoding and the important component part of synchronizeing, and is also the key of the influence time stability of synchronization and precision.
The subject matter that existing zero-crossing timing synchronizer technology exists has: zero passage synchronization accuracy is on the low side, and the synchronous less stable of zero passage, though zero passage synchronously can not phase shift or be can phase shift phase shift resolution on the low side.
Summary of the invention
Technical problem to be solved in the utility model is to overcome the shortcoming of prior art, provide a kind of simple in structure, volume is little, low-power consumption, high efficiency, reliable high accuracy zero-crossing timing synchronizer.
Solving the problems of the technologies described above adopted technical scheme is that it has: the filtering coupling circuit that the high frequency clutter of input signal is carried out to filtering; Zero cross detection circuit, the input termination filtering coupling circuit of this circuit; Shaping circuit, the input of this circuit connects zero cross detection circuit; Voltage conversion circuit, the input termination shaping circuit of this circuit; Digital phase shifter, the input termination voltage conversion circuit of this circuit.
Zero cross detection circuit of the present utility model is: the other end of the inverting input 2 pin connecting resistance R1 of integrated circuit U1, the other end of in-phase input end 3 pin connecting resistance R2 are also connect output, 8 pin and connect one end of capacitor C 4 and 12V positive source, 4 pin and connect one end and the 12V power cathode of capacitor C 5 by resistance R 3, the other end ground connection of capacitor C 4 and capacitor C 5, the in-phase input end of the integrated circuit U2 of the output termination shaping circuit of integrated circuit U1; The model of integrated circuit U1 is LF353-1.
The utility model has adopted high input impedance, high speed discharge circuit, has reduced absorption and impact on input signal, has improved the reaction sensitivity of circuit, has improved the synchronization accuracy of zero passage, has adopted power filter, input signal filter circuit; Adopt and triggered again hysteresis circuitry measure, avoided the phenomenons such as zero passage false triggering, shake, improved the synchronous stability of zero passage, adopted extensive CPLD technology, under 10MHz frequency reference signal function, increased digital phase shifter unit, there is phase shift function.Phase shift resolution is 100ns, and scope is ± 1s.Phase shift can arrange arbitrarily within the specific limits as required and change.The utlity model has simple in structure, the advantage such as volume is little, low-power consumption, efficiency are high, reliable operation.
Accompanying drawing explanation
Fig. 1 is electrical principle block diagram of the present utility model.
Fig. 2 is electronic circuit schematic diagram of the present utility model.
Embodiment
Below in conjunction with drawings and Examples, the utility model is further described, but the utility model is not limited to these embodiment.
Embodiment 1
In Fig. 1, the utility model is connected and composed by filtering coupling circuit, zero cross detection circuit, shaping circuit, voltage conversion circuit, digital phase shifter.The output of filtering coupling circuit connects zero cross detection circuit, the output termination shaping circuit of zero cross detection circuit, the output termination voltage conversion circuit of shaping circuit, the output termination digital phase shifter of voltage conversion circuit.
In Fig. 2, the present embodiment filtering coupling circuit by capacitor C 1~capacitor C 3, resistance R 1, resistance R 2 connect and compose.Outside 50~1KHZ10vpp sinusoidal signal is inputted by one end of capacitor C 1 and capacitor C 2, one end of another termination capacitor C 3 of capacitor C 1 also connects zero cross detection circuit by resistance R 1, and the other end of another termination capacitor C 3 of capacitor C 2 also connects zero cross detection circuit by resistance R 1.Filtering coupling circuit carries out filtering to the high frequency clutter of input signal.
The zero cross detection circuit of the present embodiment is connected and composed by integrated circuit U1, resistance R 3, capacitor C 4, capacitor C 5, and the model of integrated circuit U1 is LF353-1.The other end of the inverting input 2 pin connecting resistance R1 of integrated circuit U1, the other end of in-phase input end 3 pin connecting resistance R2 are also connect output, 8 pin and are connect one end of capacitor C 4 and 12V positive source, 4 pin and connect one end and the 12V power cathode of capacitor C 5 by resistance R 3, the other end ground connection of capacitor C 4 and capacitor C 5, the output termination shaping circuit of integrated circuit U1.Zero cross detection circuit guarantees zero-crossing timing synchronization accuracy and stability.
The shaping circuit of the present embodiment is made up of integrated circuit U2, and the model of integrated circuit U2 is LF353-2.Output 1 pin, inverting input 6 pin that in-phase input end 5 pin of integrated circuit U2 meet integrated circuit U1 connect output 7 pin, output 7 pin connect voltage conversion circuit.Shaping circuit further improves the precipitous degree in forward position, improves zero passage precision, improves net synchronization capability.
The voltage conversion circuit of the present embodiment is connected and composed by integrated circuit U3, resistance R 4, capacitor C 6~capacitor C 9, and the model of integrated circuit U3 is LM211.In-phase input end 2 pin of integrated circuit U3 connect that one end of capacitor C 6 and output 7 pin of integrated circuit U2, inverting input 3 pin connect that the other end of capacitor C 6 and ground, 8 pin connect that one end of capacitor C 7 and capacitor C 8 and 5V positive source, 4 pin connect one end of capacitor C 9 and 12V power cathode, output 7 pin connect digital phase shifter and by resistance R 4 ground connection, the other end ground connection of capacitor C 7, capacitor C 8, capacitor C 9.The signal that voltage conversion circuit is ± 12V by the amplitude of oscillation of output is transformed to TTL/5V signal, further improves the precipitous degree in the forward position of signal.
The digital phase shifter of the present embodiment is made up of integrated circuit U4, and the model of integrated circuit U4 is EPM3064ATI1000-10.Output 7 pin, the 10MHz reference signal of an input termination integrated circuit U3 of integrated circuit U4 are inputted by another input of integrated circuit U4, the output output synchronizing signal of integrated circuit U4.Digital phase shifter was calibrated the accuracy of zero output signal.
Operation principle of the present utility model is as follows:
The frequency of input be 50~1KHz, the amplitude sinusoidal signal that is 10Vpp through C1, R1 and C2, R2 dividing potential drop coupling input ic U1, capacitor C 3 is filter capacitors.Frequency signal after dividing potential drop coupling outputs to integrated circuit U1, resistance R 3 is connected with the input and output of integrated circuit U1, form regenerative circuit, be used for suppressing shake, guarantee the stability of zero passage detection, frequency signal after suppressing shake outputs to integrated circuit U2, and capacitor C 4, capacitor C 5 are power filtering capacitors.Integrated circuit U2 has further improved the precipitous degree in frequency signal forward position, has improved zero passage precision, improves net synchronization capability, outputs to integrated circuit U3.Integrated circuit U3 is transformed to TTL/5V signal by inputting the signal that the amplitude of oscillation is ± 12V, for phase shift is below prepared, simultaneously helpful to improving the precipitous degree in forward position.Because having, the propagation of signal and the reaction of device postpone to exist, directly the zero cross signal of output has certain delay, and this time of delay fix, integrated circuit U4 take input 10MHz frequency reference signal as benchmark, calibrated the accuracy of zero output signal, the 10KHz square-wave signal of synchronizeing with zero cross signal in input one tunnel.

Claims (2)

1. a high accuracy zero-crossing timing synchronizer, is characterized in that it has:
The high frequency clutter of input signal is carried out to the filtering coupling circuit of filtering;
Zero cross detection circuit, the input termination filtering coupling circuit of this circuit;
Shaping circuit, the input of this circuit connects zero cross detection circuit;
Voltage conversion circuit, the input termination shaping circuit of this circuit;
Digital phase shifter, the input termination voltage conversion circuit of this circuit.
2. high accuracy zero-crossing timing synchronizer according to claim 1, it is characterized in that described zero cross detection circuit is: the other end of the inverting input 2 pin connecting resistance R1 of integrated circuit U1, the other end of in-phase input end 3 pin connecting resistance R2 are also connect output, 8 pin and connect one end of capacitor C 4 and 12V positive source, 4 pin and connect one end and the 12V power cathode of capacitor C 5 by resistance R 3, the other end ground connection of capacitor C 4 and capacitor C 5, the in-phase input end of the integrated circuit U2 of the output termination shaping circuit of integrated circuit U1; The model of integrated circuit U1 is LF353-1.
CN201320883477.XU 2013-12-28 2013-12-28 High-precision zero-crossing synchrotimer Expired - Fee Related CN203632632U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201320883477.XU CN203632632U (en) 2013-12-28 2013-12-28 High-precision zero-crossing synchrotimer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201320883477.XU CN203632632U (en) 2013-12-28 2013-12-28 High-precision zero-crossing synchrotimer

Publications (1)

Publication Number Publication Date
CN203632632U true CN203632632U (en) 2014-06-04

Family

ID=50819068

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201320883477.XU Expired - Fee Related CN203632632U (en) 2013-12-28 2013-12-28 High-precision zero-crossing synchrotimer

Country Status (1)

Country Link
CN (1) CN203632632U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107543956A (en) * 2016-06-24 2018-01-05 东方电气集团东方电机有限公司 Excitation system synchronizing signal modulate circuit and its implementation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107543956A (en) * 2016-06-24 2018-01-05 东方电气集团东方电机有限公司 Excitation system synchronizing signal modulate circuit and its implementation

Similar Documents

Publication Publication Date Title
CN103543333B (en) High-frequency signal method for measuring phase difference and measurement mechanism
CN105486919B (en) A kind of frequency measuring equipment based on FPGA
CN103197145B (en) Method and system of ultrahigh resolution phase difference measurement
CN106885998B (en) Method and circuit for improving frequency measurement precision and speed of cesium optical pump magnetic resonance signals
CN103543334A (en) Phase difference measurement device and method based on FFT
CN103592881A (en) Multi-path signal synchronous sampling control circuit based on FPGA
CN104199276A (en) FPGA-based (field programmable gate array based) signal time difference measurement method and FPGA-based time-to-digital converter
CN201035143Y (en) Digital type microwave declined displacement measurement device
CN104090160A (en) High-precision frequency measuring device
CN102608416B (en) Dual mixer time difference measurement system and method based on cross-correlation technology
CN104485938A (en) Low-power-consumption capacitance type sensor interface circuit
CN103424619A (en) Timing counter frequency measurement system and method
CN203632632U (en) High-precision zero-crossing synchrotimer
CN202794346U (en) Pulse width detection circuit
CN104111481B (en) Synchronous clock phase difference measurements system and method
CN202841081U (en) DDS (direct digital synthesis) waveform generator on basis of CORDIC (coordinated rotation digital computer) algorithm
CN201107355Y (en) Time synchronization error measuring circuit based on CPLD technology
CN103869155A (en) Method and device for electric generator frequency measurement based on PLC high-speed input
CN101702617B (en) High-precision +/-180 DEG digital phase distinguishing method and applying device thereof
CN201780323U (en) Small-signal measuring instrument
CN205384320U (en) Photoelectric detection means
CN202257088U (en) GPS (global positioning system) frequency scale locking time interval measuring system based on TDC-GP2 chip
CN102970093B (en) The synchro system of compatible multiple clock and synchronous method thereof
CN102130682A (en) Phase discriminator
CN204832345U (en) Digital phase measurement appearance

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140604

Termination date: 20141228

EXPY Termination of patent right or utility model