CN201853223U - XDS (Extended Development System) 510-based low-cost general digital signal emulator - Google Patents

XDS (Extended Development System) 510-based low-cost general digital signal emulator Download PDF

Info

Publication number
CN201853223U
CN201853223U CN2009202776242U CN200920277624U CN201853223U CN 201853223 U CN201853223 U CN 201853223U CN 2009202776242 U CN2009202776242 U CN 2009202776242U CN 200920277624 U CN200920277624 U CN 200920277624U CN 201853223 U CN201853223 U CN 201853223U
Authority
CN
China
Prior art keywords
processor
jtag
xds510
emulator
processing unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2009202776242U
Other languages
Chinese (zh)
Inventor
段立锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing wisdom Technology Co., Ltd.
Original Assignee
SEED ELECTRONIC TECHNOLOGY Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SEED ELECTRONIC TECHNOLOGY Ltd filed Critical SEED ELECTRONIC TECHNOLOGY Ltd
Priority to CN2009202776242U priority Critical patent/CN201853223U/en
Application granted granted Critical
Publication of CN201853223U publication Critical patent/CN201853223U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Abstract

The utility model discloses an XDS (Extended Development System) 510-based low-cost general digital signal emulator, which consists of a processor, a programmable logic array, a joint test action group (JTAG) module, a processing unit SN74ACT8990, a level self-adaptive module and a main board, wherein the processor, the programmable logic array XC95144XL, the JTAG module, the processing unit SN74ACT8990 and the level self-adaptive module are respectively fixed on the main board through serial ports. The XDS510-based low-cost general digital signal emulator is a TI (Texas Instruments) series DSP (Digital Signal Processing) emulator with the level self-adaptive capability.

Description

Based on the low-cost general digital signal simulator of XDS510
Technical field:
The utility model relates to a kind of novel emulator, and particularly a kind of possess interface level adaptation function, the emulator of compatible all dsp processors of TI series.
Background technology:
(the Texas Instruments of TI company, the program debug of digital signal processor Texas Instrument) adopts the universal serial bus of boundary scan specification to carry out (IEEE1149.1 agreement), it is usually said JTAG simulation model, realize that JTAG emulation has two types instrument, be XDS510 type and XDS60 type, XDS510 emulator speed is slow, interface level is single, can not all dsp processors of compatible TI, XDS560 emulator velocity ratio is very fast, the level self-adaptation, the dsp processor that compatible TI is all.XDS560 emulator circuit complexity, the cost costliness; And the XDS510 emulator adopts USB interface, and simple in structure, cost is low, and is easy to carry, is beneficial to large-scale popularization.And there is subject matter in present main flow XDS510 emulator: be bad to the interface level compatibility of each series DSP processor of TI.
The utility model content:
At present the deficiencies in the prior art, the purpose of this utility model is to provide a kind of and possesses the adaptive TI series DSP of level emulator based on XDS510 type emulator.
For achieving the above object, described in the utility modelly be achieved in that based on the low-cost universal signal digital simulator of XDS510
Be made up of processor, programmable logic array XC95144XL, JTAG module, processing unit SN74ACT8990, level adaptation module and mainboard based on the low-cost universal signal digital simulator of XDS510, processor, programmable logic array XC95144XL, JTAG module, processing unit SN74ACT8990, level adaptation module all are fixed on the mainboard by serial ports.
Described in the utility model based on the low-cost universal signal digital simulator of XDS510, the model that it is characterized in that described processor adopting self-carried USB 2.0 interfaces is the processor of CY7C68013A, finish the processing of usb protocol, and the download of program and the control function of processing unit SN74ACT8990.
Described in the utility model based on the low-cost universal signal digital simulator of XDS510, it is characterized in that the JTAG protocol conversion circuitry that described processing unit SN74ACT8990 is an emulator, the emulation command of mainly finishing the standard that processor resolves to is become the data of the JTAG of serial by the data-switching of 16 bit parallels.
Described in the utility model based on the low-cost universal signal digital simulator of XDS510, it is characterized in that programmable logic cells is the read-write control maincenter of emulator systems, finishes management and distribution to the data bus of system.
Described in the utility model based on the low-cost universal signal digital simulator of XDS510, it is characterized in that described level adaptation module adopts SN74CBT3125 logical circuit and MAX964 high-speed comparator as the realization circuit of output with the incoming level conversion.
Described in the utility model based on the low-cost universal signal digital simulator of XDS510, the principle of work that it is characterized in that described level adaptation module is: the output level of XDS510, operation level according to DSP is controlled the supply voltage of SN74CBT3125 logical circuit, thereby the signal level of output is consistent with the dsp processor that is connected, for input signal, 1/2 benchmark of device as a comparison with the DSP operation level, by the MAX964 high-speed comparator, change various level signals into TLL level into standard.
Description of drawings
Fig. 1 is the hardware graph of a relation based on the low-cost universal signal digital simulator of XDS510
Fig. 2 is the data processor flow process based on the low-cost universal signal digital simulator of XDS510
Embodiment:
As shown in Figure 1, a kind of XDS510 type emulator described in the utility model with USB interface, be made up of processor, programmable logic array XC95144XL, JTAG module, processing unit SN74ACT8990, level adaptation module and mainboard, processor, programmable logic array, JTAG module, processing unit SN74ACT8990, level adaptation module all are fixed on the mainboard by serial ports.
As shown in Figure 2, the data flow of total system is that the debugging software of host side sends to emulator with debug command by the USB driver, emulator is resolved processing command, the JTAG signal that converts standard to by SN74ACT8990 sends to by the digital signal processor of emulation then, the digital signal processor executable operations, the result is returned to SN74ACT8990 by JTAG, by primary processor debugging mode is returned to debugging software by USB again, finish debug process one time.

Claims (3)

1. based on the low-cost universal signal digital simulator of XDS510, be made up of processor, programmable logic array XC95144XL, JTAG module, processing unit SN74ACT8990, level adaptation module and mainboard, processor, programmable logic array XC95144XL, JTAG module, processing unit SN74ACT8990, level adaptation module all are fixed on the mainboard by serial ports.
2. as claimed in claim 1 based on the low-cost universal signal digital simulator of XDS510, the model that it is characterized in that described processor adopting self-carried USB 2.0 interfaces is the processor of CY7C68013A, finish the processing of usb protocol, and the download of program and the control function of processing unit SN74ACT8990.
3. as claimed in claim 1 based on the low-cost universal signal digital simulator of XDS510, it is characterized in that the JTAG protocol conversion circuitry that described processing unit SN74ACT8990 is an emulator, the emulation command of mainly finishing the standard that processor resolves to is become the data of the JTAG of serial by the data-switching of 16 bit parallels.
CN2009202776242U 2009-11-25 2009-11-25 XDS (Extended Development System) 510-based low-cost general digital signal emulator Expired - Lifetime CN201853223U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009202776242U CN201853223U (en) 2009-11-25 2009-11-25 XDS (Extended Development System) 510-based low-cost general digital signal emulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009202776242U CN201853223U (en) 2009-11-25 2009-11-25 XDS (Extended Development System) 510-based low-cost general digital signal emulator

Publications (1)

Publication Number Publication Date
CN201853223U true CN201853223U (en) 2011-06-01

Family

ID=44095610

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009202776242U Expired - Lifetime CN201853223U (en) 2009-11-25 2009-11-25 XDS (Extended Development System) 510-based low-cost general digital signal emulator

Country Status (1)

Country Link
CN (1) CN201853223U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105487404A (en) * 2015-11-28 2016-04-13 江苏宏宝电子有限公司 DSP emulator based on magnetic isolation technology

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105487404A (en) * 2015-11-28 2016-04-13 江苏宏宝电子有限公司 DSP emulator based on magnetic isolation technology

Similar Documents

Publication Publication Date Title
CN107907814B (en) Method for improving mass production test efficiency of chips
CN105357070A (en) FPGA-based ARINC818 bus analysis and test apparatus
CN101419582B (en) MVB/USB adapter based on SOPC technology and communication method thereof
CN100487668C (en) Regulating technology of built-in processor
CN203949716U (en) A kind of digital weighing sensor
CN100501696C (en) High speed emulator used for digital signal processor
CN208588917U (en) A kind of industrial robot motion controller based on ARM+DSP+FPGA
CN203250308U (en) USB JTAG conversion debugging device internally embedded in chip
CN201853223U (en) XDS (Extended Development System) 510-based low-cost general digital signal emulator
CN103793263A (en) DMA transaction-level modeling method based on Power PC processor
CN203275482U (en) Data acquisition card of virtual oscilloscope
CN201060393Y (en) 8 bit online debugging microcontroller
CN101344874B (en) Method and device for controlling I2C device
CN103926846B (en) The system that aircraft ammunition simulation generates with fault
CN204706031U (en) Serial peripheral equipment interface SPI bus circuit and electronic equipment
CN204028612U (en) A kind of CAN signal transmitting and receiving instrument
CN204595681U (en) A kind of debugging board
CN201897785U (en) XDS560 emulator with USB (universal serial bus) interface
CN205080471U (en) Fiber communication board based on field programmable gate array
CN205656610U (en) High performance assembly line ADC frequency domain parameter evaluation system based on soPC
CN105740179A (en) Parallel data acquisition system
CN105808405B (en) A kind of high-performance pipeline ADC frequency domain parameter assessment system based on SoPC
Duan et al. Design of an ARM9-based embedded industrial personal computer system
CN202720636U (en) General purpose input/output (GPIO) port analog parallel bus interface circuit
CN202650547U (en) Register circuit module

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: BEIJING AIRUI HEZHONG TECHNOLOGY CO., LTD.

Free format text: FORMER OWNER: BEIJING HEZHONGDA ELECTRONIC TECHNOLOGY CO., LTD.

Effective date: 20120119

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 100081 HAIDIAN, BEIJING TO: 100044 HAIDIAN, BEIJING

TR01 Transfer of patent right

Effective date of registration: 20120119

Address after: 100044, No. 8, building 32, East 805, Pure Land Temple, four crossing road, Beijing, Haidian District

Patentee after: Beijing wisdom Technology Co., Ltd.

Address before: 100081 Beijing City, Haidian District Zhongguancun South Street No. 12 East Gate Five Hui Park Building 5 layer 501

Patentee before: SEED Electronic Technology Ltd.

CX01 Expiry of patent term

Granted publication date: 20110601

CX01 Expiry of patent term