CN201845767U - 一种新型n基材二极管共阳半桥在to-220中的封装结构 - Google Patents

一种新型n基材二极管共阳半桥在to-220中的封装结构 Download PDF

Info

Publication number
CN201845767U
CN201845767U CN201020513231XU CN201020513231U CN201845767U CN 201845767 U CN201845767 U CN 201845767U CN 201020513231X U CN201020513231X U CN 201020513231XU CN 201020513231 U CN201020513231 U CN 201020513231U CN 201845767 U CN201845767 U CN 201845767U
Authority
CN
China
Prior art keywords
oxide ceramic
bridge
encapsulating structure
ceramic substrate
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN201020513231XU
Other languages
English (en)
Inventor
徐永才
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Quality Lead Electron (Suzhou) Co., Ltd.
Original Assignee
徐永才
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 徐永才 filed Critical 徐永才
Priority to CN201020513231XU priority Critical patent/CN201845767U/zh
Application granted granted Critical
Publication of CN201845767U publication Critical patent/CN201845767U/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

本实用新型提供一种新型N基材二极管共阳半桥在TO-220中的封装结构,包括一块绝缘导热的氧化铝陶瓷基板,氧化铝陶瓷基板的正面设置有两块相互独立的金属层,氧化铝陶瓷基板的反面设置有至少一块金属层,氧化铝陶瓷基板反面的金属层与散热板相连接,氧化铝陶瓷基板正面的两块金属层分别与左侧引线和右侧引线相连接,两只二极管的N极分别连接在左侧引线和右侧引线上,为两个阴极,两只二极管的P极分别通过铝线连接在中间引线上,为共阳极。其工艺简单、制造难度低、良品率及可靠性稳定,且二极管的有效散热量高,适用于用N基材二极管组装成共阳半桥器件。

Description

一种新型N基材二极管共阳半桥在TO-220中的封装结构
技术领域
本实用新型涉及一种由N基材肖特基二极管或快恢复二极管构成的共阳半桥在TO-220中的封装结构,属于二极管器件的封装结构技术领域。
背景技术
随着新能源及开关电源日益普及和广泛应用,需大量使用高性能的高频大功率整流器件。而在电子线路设计中,TO-220封装形式的整流器件应用更为广泛。为使全波整流及全桥整流电路在设计使用中经济简化合理,需要用TO-220封装形式的共阴、共阳半桥整流器件共同组成,并且两者性能需完全一致。如图1所示,全桥整流电路由四个整流二极管构成共阴半桥A和共阳半桥B,其中所述的二极管为肖特基二极管或快恢复二极管。
目前高频整流器件的二极管以N基材为主,封装成共阴半桥器件是常规的封装,如图2、图3、图4所示,共阴半桥在TO-220中的封装结构如下:中间引线12的反面与散热板2相连接,两只二极管3的N极分别固定在中间引线12的正面上,作为共阴极,两只二极管3的P极通过铝线4分别与左侧引线11和右侧引线13的相连通,作为两个阳极。
但用N基材二极管封装成共阳半桥器件时,因极性相反需倒装,但是由于N基材的N区电极的边框与P区电极在同一平面上,在倒装共晶焊接时会造成短路,所以只能用小于P区面积的铜垫5垫在P区上倒装悍接。如图5、图6、图7所示,传统共阳半桥在TO-220中的封装结构如下:中间引线12的反面与散热板2相连接,两只二极管3的P极分别连接一个铜垫5,铜垫5的面积小于P极面积,两个铜垫5均固定在中间引线12的正面上,作为共阳极,两只二极管3的N极通过连接片6分别与左侧引线11和右侧引线13相连通,作为两个阴极。此种封装结构工艺较复杂、制造难度大、良品率及可靠性不稳定,其中良品率只能达到60%~85%,且由于铜垫5与中间引线12的接触面积较小,所以二极管的有效散热量大大降低,与同规格二极管封装的共阴半桥器件相比,使用电流降低20~30%,导致使用同规格二极管封装后的共阳、共阴半桥器件,由于性能不一致而不能匹配使用。
实用新型内容
本实用新型的目的是克服现有技术存在的不足,提供一种N基材二极管共阳半桥在TO-220中的封装结构。
本实用新型的目的通过以下技术方案来实现:
一种新型N基材二极管共阳半桥在TO-220中的封装结构,特点是:包括一块绝缘导热的氧化铝陶瓷基板,所述氧化铝陶瓷基板的正面设置有两块相互独立的金属层,氧化铝陶瓷基板的反面设置有至少一块金属层,氧化铝陶瓷基板反面的金属层与散热板相连接,氧化铝陶瓷基板正面的两块金属层分别与左侧引线和右侧引线相连接,两只二极管的N极分别连接在左侧引线和右侧引线上,为两个阴极,两只二极管的P极分别通过铝线连接在中间引线上,为共阳极。
进一步地,上述的一种新型N基材二极管共阳半桥在TO-220中的封装结构,其中,所述的二极管为肖特基二极管或快恢复二极管。
更进一步地,上述的一种新型N基材二极管共阳半桥在TO-220中的封装结构,其中,所述的氧化铝陶瓷基板反面的金属层与散热板之间通过Sb5Pb92.5Ag2.5焊料烧结连接,所述的氧化铝陶瓷基板正面的两块金属层与左侧引线和右侧引线之间均通过Sb5Pb92.5Ag2.5焊料烧结连接。
本实用新型技术方案的实质性特点和进步主要体现在:
①N基材二极管共阳半桥采用上述封装结构后,与使用同属性、同规格的N基材二极管封装的共阴半桥相比,实现了电性能、良品率、可靠性完全一致,从而解决了后道高频桥式整流电路设计时器件选用的难题;
②工艺简单、容易实施,良品率高达99%以上;
③N基材二极管共阳半桥采用上述封装结构后,与共阴半桥使用的二极管规格相同,从而使二极管制造工艺容易实施且工艺简单可靠、一致性好、成品合格率高、成本低,综合经济成本可降低约50%。
附图说明
下面结合附图对本实用新型技术方案作进一步说明:
图1是背景技术中全桥整流电路的示意图;
图2是背景技术中共阴半桥在TO-220中的封装结构的主视结构示意图;
图3是图2的左视结构示意图;
图4是背景技术中共阴半桥在TO-220中的封装结构的外形结构示意图;
图5是背景技术中传统共阳半桥在TO-220中的封装结构的主视结构示意图;
图6是图5的左视结构示意图;
图7是背景技术中传统共阳半桥在TO-220中的封装结构的外形结构示意图;
图8是本实用新型N基材二极管共阳半桥在TO-220中的封装结构的分解结构示意图;
图9是本实用新型N基材二极管共阳半桥在TO-220中的封装结构的组装结构示意图;
图10是图9的左视结构示意图;
图11是本实用新型N基材二极管共阳半桥在TO-220中的封装结构的外形结构示意图。
图中各附图标记的含义见下表:
Figure BSA00000252375300041
具体实施方式
如图8、图9、图10、图11所示,N基材二极管共阳半桥在TO-220中的封装结构,包括一块绝缘导热的氧化铝陶瓷基板1,氧化铝陶瓷基板1的正面和反面均设置有两块相互独立的金属层,从而可以使在使用氧化铝陶瓷基板1时不需刻意区分正反面,氧化铝陶瓷基板1起到绝缘、导热的作用,氧化铝陶瓷基板1反面的两块金属层通过Sb5Pb92.5Ag2.5焊料与散热板2烧结连接,氧化铝陶瓷基板1正面的两块金属层分别通过Sb5Pb92.5Ag2.5焊料与左侧引线11和右侧引线13烧结连接,两只肖特基二极管3通过常规的自动装片机在引线上自动粘片,其中两只肖特基二极管3的N极分别连接在左侧引线11和右侧引线13上,作为两个阴极,两只肖特基二极管3的P极分别通过铝线4连接在中间引线12上,作为共阳极,散热板2和引线均为电解铜材。
具体封装制造时,封装工艺流程如下:
1)在引线的基脚反面及散热板2上点上Sb5Pb92.5Ag2.5焊料;
2)分别将散热板2、氧化铝陶瓷基板1、引线依次组装在工装模里,其中氧化铝陶瓷基板1位于散热板2与引线之间;
3)将组装完成后的工装模送入符合Sb5Pb92.5Ag2.5焊料温度曲线的链式烧结炉烧结,然后取出;
4)将两只二极管3的N极通过常规的自动装片机在左侧引线11和右侧引线13的正面上自动粘片,然后将两只二极管3的P极分别通过铝线4连接在中间引线12上,最后塑封、镀锡、分粒、测试、检验、包装、入库。
综上所述,本实用新型提供一种工艺简单、制造难度低、良品率及可靠性稳定,且二极管的有效散热量高,与使用同规格二极管封装的共阴半桥器件能匹配使用的N基材二极管共阳半桥在TO-220中的封装结构。N基材二极管共阳半桥采用上述封装结构后,与使用同属性、同规格的N基材二极管封装的共阴半桥相比,实现了电性能、良品率、可靠性完全一致,从而解决了后道高频桥式整流电路设计时器件选用的难题。工艺简单、容易实施、良品率高达99%以上。N基材二极管共阳半桥采用上述封装结构后,与共阴半桥使用的二极管规格相同,从而使二极管制造工艺容易实施且工艺简单可靠、一致性好、成品合格率高、成本低,综合经济成本可降低约50%。
需要理解到的是:以上所述仅是本实用新型的优选实施方式,对于本技术领域的普通技术人员来说,在不脱离本实用新型原理的前提下,还可以作出若干改进和润饰,这些改进和润饰也应视为本实用新型的保护范围。

Claims (3)

1.一种新型N基材二极管共阳半桥在TO-220中的封装结构,其特征在于:包括一块绝缘导热的氧化铝陶瓷基板,所述氧化铝陶瓷基板的正面设置有两块相互独立的金属层,氧化铝陶瓷基板的反面设置有至少一块金属层,氧化铝陶瓷基板反面的金属层与散热板相连接,氧化铝陶瓷基板正面的两块金属层分别与左侧引线和右侧引线相连接,两只二极管的N极分别连接在左侧引线和右侧引线上,为两个阴极,两只二极管的P极分别通过铝线连接在中间引线上,为共阳极。
2.根据权利要求1所述的一种新型N基材二极管共阳半桥在TO-220中的封装结构,其特征在于:所述的二极管为肖特基二极管或快恢复二极管。
3.根据权利要求1所述的一种新型N基材二极管共阳半桥在TO-220中的封装结构,其特征在于:所述的氧化铝陶瓷基板反面的金属层与散热板之间通过Sb5Pb92.5Ag2.5焊料烧结连接,所述的氧化铝陶瓷基板正面的两块金属层与左侧引线和右侧引线之间均通过Sb5Pb92.5Ag2.5焊料烧结连接。
CN201020513231XU 2010-09-02 2010-09-02 一种新型n基材二极管共阳半桥在to-220中的封装结构 Expired - Lifetime CN201845767U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201020513231XU CN201845767U (zh) 2010-09-02 2010-09-02 一种新型n基材二极管共阳半桥在to-220中的封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201020513231XU CN201845767U (zh) 2010-09-02 2010-09-02 一种新型n基材二极管共阳半桥在to-220中的封装结构

Publications (1)

Publication Number Publication Date
CN201845767U true CN201845767U (zh) 2011-05-25

Family

ID=44040649

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201020513231XU Expired - Lifetime CN201845767U (zh) 2010-09-02 2010-09-02 一种新型n基材二极管共阳半桥在to-220中的封装结构

Country Status (1)

Country Link
CN (1) CN201845767U (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101982875A (zh) * 2010-09-02 2011-03-02 徐永才 N基材二极管共阳半桥在to-220中的封装结构

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101982875A (zh) * 2010-09-02 2011-03-02 徐永才 N基材二极管共阳半桥在to-220中的封装结构

Similar Documents

Publication Publication Date Title
CN102664177B (zh) 一种双面冷却的功率半导体模块
CN101308838B (zh) 一种高导通电压倒装led集成芯片及制造方法
CN101621105A (zh) Led倒装芯片集成封装方法及采用该方法封装的led
CN107393901A (zh) 一种叠层基板的双面散热功率模块
CN202120917U (zh) 大功率igbt平板压接式封装结构
CN202695428U (zh) 一种igbt功率模块
CN109817612A (zh) 一种改善焊接型碳化硅功率模块电热性能的封装结构
CN101982875B (zh) N基材二极管共阳半桥在to-220中的封装结构
CN201845767U (zh) 一种新型n基材二极管共阳半桥在to-220中的封装结构
CN103325750B (zh) 一种大功率整晶圆平板压接式封装结构及其方法
CN104979441B (zh) 一种led芯片及其制作方法及led显示装置
CN105789293A (zh) 一种单芯片双向igbt模块的封装结构
CN207038508U (zh) 一种叠层封装双面散热功率模块
CN201556644U (zh) 矩形光斑功率型led封装结构
CN209312767U (zh) 一种改善焊接型碳化硅功率模块电热性能的封装结构
CN202013885U (zh) 电极上下设置的led集成封装器件
CN202585405U (zh) 三相整流模块
CN106206883A (zh) 一种倒装高压led芯片
CN207602544U (zh) 一种多支路交错排布的双面散热功率模块
CN206148429U (zh) 便于串联使用的大功率igbt模块
CN110752278A (zh) 一种发光二极管及其制作方法
CN203260568U (zh) 一种大功率整晶圆平板压接式封装结构
CN203192796U (zh) 发光二极管装置
CN201994295U (zh) 一种高抗静电的led
CN214625031U (zh) 一种igbt散热模块

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: QUALITY LEAD ELECTRON (SUZHOU) CO., LTD.

Free format text: FORMER OWNER: XU YONGCAI

Effective date: 20110914

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 215021 SUZHOU, JIANGSU PROVINCE TO: 215001 SUZHOU, JIANGSU PROVINCE

TR01 Transfer of patent right

Effective date of registration: 20110914

Address after: Xinyi industrial district Jinchang District of Suzhou City, Jiangsu province 215001

Patentee after: Quality Lead Electron (Suzhou) Co., Ltd.

Address before: 215021 Xincheng garden, Suzhou Industrial Park, Jiangsu 4-203, China

Patentee before: Xu Yongcai

AV01 Patent right actively abandoned

Granted publication date: 20110525

Effective date of abandoning: 20130227

AV01 Patent right actively abandoned

Granted publication date: 20110525

Effective date of abandoning: 20130227

RGAV Abandon patent right to avoid regrant