CN201589663U - Photon correlator based on field-programmable gate arrays (FPGA) - Google Patents
Photon correlator based on field-programmable gate arrays (FPGA) Download PDFInfo
- Publication number
- CN201589663U CN201589663U CN2009202725679U CN200920272567U CN201589663U CN 201589663 U CN201589663 U CN 201589663U CN 2009202725679 U CN2009202725679 U CN 2009202725679U CN 200920272567 U CN200920272567 U CN 200920272567U CN 201589663 U CN201589663 U CN 201589663U
- Authority
- CN
- China
- Prior art keywords
- photon
- module
- fpga
- circuit
- correlator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Optical Communication System (AREA)
Abstract
The utility model relates to a photon correlator based on an FPGA. The photon correlator based on the FPGA is used for acquiring self-correlation functions of scattering signals in spectrometry granulometry technique relating to photons, and mainly comprises a synchronous reset module, a photon counting module, a correlation operation module and a computer interface module, wherein the photon counting module achieves periodic uniformly-spaced counting for photon signals of a photon detector, sends results to the correlation operation module of the photon to obtain related functions, and then sends the results to the computer through the computer interface module. The utility model is based on the FPGA, and achieves a high-speed photon correlator; and due to the adoption of a plurality of FPGA cascade connection modes, the number of channels and the dynamic range time of the correlator are expanded.
Description
Technical field
The utility model relates to the device that obtains the scattered light signal autocorrelation function in the photon correlation spectroscopy method granulometry technology, specifically is based on the photon correlator of field programmable gate array (FPGA).
Background technology
At present, obtain the device of scattered light intensity signal auto-correlation function in the photon correlation spectroscopy method granulometry technology, mainly contain BI-9010AT, the BI-9000AT of Brookhaven Instruments Corporation and up-to-date TurboCorr, the serial correlators such as FLEX02 that provide on the German ALV ALV-6000 of company, ALV-7000 series digit correlator and the U.S. www.correlator.com website.
Above-mentioned correlator is based on the chip of custom-made mostly, or based on dsp chip, costs an arm and a leg.
The utility model content
The purpose of this utility model is to provide a kind of photon correlator based on field programmable gate array (FPGA), the hardware that is used for photon correlation spectroscopy technology light intensity autocorrelation function is realized, reach the sampling time, the related operation time is adjustable, postpone number of active lanes and satisfy nano particle and measure requirement with inverting.
FPGA be a kind of can be according to a kind of general-purpose chip of application scenario flexible configuration resource, and embed mostly digital operation module arranged, be applicable to related operation.
As shown in Figure 1, 2, the photon correlator based on field programmable gate array (FPGA) of the present utility model comprises
---the fpga chip circuit, realize independently digital correlator of a plurality of linearities.
---clock, reset circuit, realize the driving of each circuit module, synchronous reset.
---serial ports and USB circuit, realize and compunication.
---the synchronous reset module, be solidificated in the FPGA, finish each module and a plurality of fpga chip synchronous reset and the loading of giving tacit consent to initial value after hardware powers on;
The photon counting module is solidificated in the FPGA, is used to add up the number of the at interval interior photon of certain hour, and latchs output, sends into the related operation module.
The related operation module is solidificated in the FPGA, and the data of photon counting module output are carried out related operation, obtains correlation curve, and latchs output, by Computer Interface Module, with compunication, realizes the output of data.
Computer Interface Module is solidificated in the FPGA, by serial ports and USB circuit interface and compunication, realizes that the correlator parameter is provided with and the output of related operation result data.
Principle of work of the present utility model is as follows:
System chart of the present utility model such as Fig. 1, the pulse signal from photon detector (for example photomultiplier, avalanche photodide etc.) comes out enters the photon counting module in the FPGA.The photon counting module is carried out equally spaced counting by default sampling time interval to the photon pulse signal, and count results is sent into the related operation module.The related operation module is at first sent data into shift register, and according to the channel allocation scheme of setting, start parallel multiplication and carry out computing, the related operation of finishing appointment is after the time, this result is sent into Computer Interface Module, Computer Interface Module is sent the result into computing machine, finishes the related operation process one time.
The multiple FPGA cascade extended resources of can changing places improves the performance of photon correlator.Fig. 2 hardware circuit that to be the utility model be cascaded as example with three FPGA connects total figure, and the Block1 module produces length of a game and the reset signal of 50M, and finishes being connected of photomultiplier and this circuit, and hardware circuit connects as Fig. 3.FPGA1, FPGA2, FPGA3 are three fpga chips and peripheral circuit thereof, are used to realize independently correlator of three linearities, UART﹠amp; USB is and Computer Interface Module that hardware circuit connects as Fig. 4, finishes computing machine and correlator and carries out parameter setting and the transmission of related operation curve data.
Because each linear dependence device principle is consistent, therefore, is that example illustrates its principle with FPGA1.Among Fig. 5,6 incoming lines are arranged, 5 output lines.It is the synchronous reset module that four main functional modules: ResetDelay are arranged; PhotonCounter is the photon counting module; ProCorrelaton is the related operation module; ProOutput is a Computer Interface Module.ICLK50M is the global clock input of 50M, is used to drive each modular circuit.IRST is the external reset incoming line, with the reset signal that the ResetDelay module produces carry out with computing after as overall reset signal, be that low level is effective simultaneously.IPhotonPulse is used for linking to each other with photon detector for the input of photon pulse signal.IRX and iUSBRX carry out with computing after as input, can change serial port chip with serial ports and USB circuit and link to each other, link to each other with FPGA2 by oSRX simultaneously, in parameter be set the stage, can realize the setting that walks abreast.ISTXDBIT links to each other with the DOL Data Output Line oTXDBIT of FPGA2, by the sequential of output control line oTXDEn control transmission data, three result datas is conveyed into computing machine by an interface.OTXD is that serial ports changes the output line that serial port chip links to each other with computer interface with the USB circuit with oUSBTXD.ORSTSyn is the synchronous reset output line, controls three FPGA synchronous workings.
The each several part more detailed description of photon correlator of the present utility model is as follows:
The synchronous reset module
The synchronous reset module is finished each module synchronous reset and the loading of acquiescence initial value after hardware powers on.The principle design that has such as Fig. 6.ICLK is the external hardware input clock pulse, and oReset is the output reset signal, and low level is effective.
The photon counting module
The photon counting module is the important component part that photon correlator carries out related operation, the function that it is realized is except counting photon signal, the function of the accumulating operation that comprises also that the shift register that starts the related operation module is shifted and parallel multiplication multiplies each other is also being controlled the total degree of computing simultaneously.But the utility model correlator is this function of maskable also, from external input signal, also can realize related operation.Concrete principle design such as Fig. 7.This circuit has 4 incoming lines, two output lines, an enumeration data figure place controlled variable.Wherein iRST is the initial reset signal incoming line of the overall situation, is that low level is effective simultaneously.IPhotonPulse is used for linking to each other with photon detector for the input of photon pulse signal.ICLK50M is the clock input of 50M, is used to control the sampling time, when gate time is identical with the sampling time, and output count data.ISampleWord is the parameter incoming line of photon counting module, the control sampling time interval, and data are calculated by (sampling time/input clock cycle).IDataWidth is an enumeration data figure place controlled variable, is used to control the figure place of count results.ODataCLK is the count results clock, during rising edge the result is latched output.OData[iDataWidth-1..0] be the output of count results.
The related operation module
The related operation module is the core of photon correlator, and the function that it is realized mainly is that the output data of photon counting module is carried out auto-correlation computation.Auto-correlation computation is based on shift register and parallel multiplication, is the principle of work that example illustrates correlator with the auto-correlation computation of one 4 passage, as shown in Figure 8.
Shift clock is stored in photon count value in first unit of shift register, and when next shift clock arrived, the numerical value n (1) of first unit of shift register was transferred to second unit, starts multiply-accumulator and carries out computing.After N sampling, use n
iRepresent i the photon counting in the sampling time, i=1,2,3 ... N, the numerical value that 4 totalizers among Fig. 8 are preserved is respectively:
The 1st totalizer: R (Δ τ)=n
1n
2+ n
2n
3+ ... + n
N-1n
N
The 2nd totalizer: R (2 Δ τ)=n
1n
3+ n
2n
4+ ... + n
N-2n
N
The 3rd totalizer: R (3 Δ τ)=n
1n
4+ n
2n
5+ ... + n
N-3n
N
The 4th totalizer: R (4 Δ τ)=n
1n
5+ n
2n
6+ ... + n
N-4n
N
In FPGA, the auto-correlation module is main to have made up shift register module and parallel multiplication module according to above-mentioned principle.Shift register module is finished the storage and the shifting function of data, concrete circuit design such as Fig. 9.This circuit has 3 inputs, and iCLK is a shift clock, and iEn is an enable signal, and high level is effective, iData[3..0] be the data input pin of first shift register.When iEn enables, during the iCLK rising edge, data iData[3..0] shift-in is in the inst unit, inst cell data shift-in inst1 unit simultaneously, by that analogy.
The parallel multiplication module is finished multiplying each other of data and is added up operation.With the parallel multiplication among the FPGA1 is that example illustrates its course of work.Concrete circuit design such as Figure 10.ICLK50M is the clock input of 50M, and iRST is the incoming line that resets, and iEn is an enable signal, and high level is effective.ICLK is a shift clock, iDataA[3..0] be the data of first shift register among Fig. 9, iDataB[116..0] [3..0] be the data of the pairing shift register of predefined calculative passage.Multiplying in the parallel multiplication has used the high-speed hardware multiplier that embeds in the FPGA to adopt time-multiplexed method to calculate, and has saved hardware resource.
Computer Interface Module
Computer Interface Module is finished communicating by letter of computing machine and correlator, owing to use the multiple FPGA cascade to realize photon correlator, the result is temporarily stored in respectively on the different chips, by control line, realizes the timesharing transmission of multiple FPGA data.
The utility model compared with prior art has following advantage:
1, the utility model adopts the mode of Quartus software platform design to realize photon correlator based on fpga chip.This method for designing has following several characteristics: (1), use the software design circuit program, and utilize the ByteBlaster parallel port to download line and jtag interface downloads on the circuit board; (2), can be by the change of software, thereby realize the improvement of the utility model to photon correlator; (3), can use the wave simulation in the Quartus software platform, to the synchronous reset module, the photon counting module is carried out emulation.
2, the utility model adopts the mode of multiple FPGA chip cascade, realizes a plurality of separate linear dependence devices, produces the related function from 5us to 500ms, thereby improves the correlator dynamic range of time delay.
3, parallel multiplication of the present utility model, the high-speed multiplier based on FPGA embeds adopts time-division multiplex technology, thereby improves the port number of correlator, the resource of optimizing hardware.
4, the utility model adopts the high density fpga chip, the synchronous reset module, and the photon counting module, the related operation module, Computer Interface Module is solidificated among the FPGA, thereby improves the stability of correlator circuit, reduces circuit power consumption.
5, the utility model is realized photon correlator based on universal field-programmable chip FPGA, and resource distribution is flexible, is easy to the properties of product upgrading.
Description of drawings
Fig. 1 is the utility model structured flowchart;
Fig. 2 is that the utility model hardware circuit connects total figure;
Fig. 3 is global clock, external reset, signal input hardware circuit connection layout.
Fig. 4 is USB and serial ports hardware circuit connection layout.
Fig. 5 is the total flow chart that is solidificated among Fig. 1 in the chip;
Fig. 6 is the synchronous reset module circuit diagram that is solidificated among Fig. 5 in the chip;
Fig. 7 is the photon counting module circuit diagram that is solidificated among Fig. 5 in the chip;
Fig. 8 is the synoptic diagram that adds up of the multiplication in the related operation module;
Fig. 9 is the shift register synoptic diagram in the related operation module that is solidificated in the chip;
Figure 10 is the parallel multiplication synoptic diagram in the related operation module that is solidificated in the chip;
Figure 11 is synchronous reset module sequential simulation waveform figure;
Figure 12 is a photon counting modular simulation oscillogram;
Figure 13 is a related operation module sequential chart;
Figure 14 is the computer interface receiver module circuit diagram that is solidificated in the chip;
Figure 15 is the computer interface sending module circuit diagram that is solidificated in the chip;
Figure 16 is that Computer Interface Module sends data time sequence simulation waveform figure.
Embodiment
The synchronous reset module
ICLK is the external hardware input clock pulse, and oReset is the output reset signal.Figure 11 is a simulation waveform, promptly iCLK is counted after powering on, and when less than the value 16 (this value can be revised) set, is output as low level, and each module is in reseting stage in the meantime, simultaneously the initial value data of load default.Export high level, each module operate as normal thereafter.
The photon counting module
Photon counting modular simulation waveform such as Figure 12.When iRST is high level, the counting module operate as normal, iCLK50M is the clock input of 50M, iPhotonPulse is the photon pulse signal, and iSampleWord is sampling time parameter setting, with the 5us sampling time, the 50M clock is input as example, iSampleWord=(5x10
-6/ (1/50x10
6))=250.ODataCLK is the output clock of data, during rising edge data latching is exported.When the 5us timing is arrived, oDataCLK draws and is high level, from oData[iDataWidth-1..0] output data.IDataWidth is the data bits controlled variable, can select according to the length in sampling time.With the 5us sampling time, 1 second related operation time was example, and when iDataWidth was set to 4, the tolerable photon number of per second maximum was (1/ (5x10
-6)) x (2
4-1)=3M.In simulation waveform, iSampleWord is set to 250, and 5us is in the time, and the photon pulse number is 5.
The related operation module
The related operation module is finished related operation, concrete work schedule process such as Figure 13.When iRST was low level, circuit was in reseting stage, when becoming high level, and the circuit operate as normal.When iEn was high level, parallel multiplication enabled, during low level, and the parallel multiplication zero clearing.ICLK is the clock of photon counting module output, and MacCLK is the inversion clock of iCLK, is used to control the calculating of parallel multiplication.During high level, parallel multiplication carries out related operation with the speed of 50M.
Computer Interface Module
Computer Interface Module is finished communicating by letter of computing machine and correlator, is made of receiving element RxdALL and transmitting element TXDALL.RxdALL as shown in figure 14, has 3 input ends, 3 output terminals.IRX is the receiving end of data, and iCLK50M is the input of 50M clock, and iRST is a reset signal.OEn is for receiving the effective output line of data, and high level is effective.OData[409..0] [7..0] for receiving data buffering, oRxdNum[9..0] the data number received of indication.TXDALL as shown in figure 15, has 7 input ends, 3 output terminals.IResultStart is that data transmission begins control signal, and high level is effective.IStart is that transmission of control signals begins control signal, and high level is effective.IRS[1..0] what be used to indicate transmission at this moment is control signal or data-signal.As iRS[1..0] when being 1, transmission of control signals carries out Handshake Protocol with computing machine; As iRS[1..0] when being 2, the result data of transmission correlation curve; Be 0 and 3 o'clock, expression is not transmitted.ITxdNum[9..0] for transmitting data number input parameter.IData[240..0] [7..0] for the transmission data buffering.ODone finishes signal for transmission control, and high level is effective.OTX is a DOL Data Output Line.Because use multiple FPGA to realize a plurality of linear dependence devices, the correlation curve data are temporarily stored in each fpga chip.Therefore, after first FPGA end of transmission (EOT), should control next FPGA transmission.OTXDEn is control FPGA2 transmission enable signal.With three fpga chips shown in Figure 2 is example, and oTXD, oUSBTXD change serial port chip with serial ports and USB circuit and link to each other.Figure 16 is the transmission control timing of correlation curve data.OTX1 is the transmission output line of FPGA1, and iTXDBIT1 is the output line of FPGA2, links to each other with FPGA1, and iTXDBIT2 is the output line of FPGA3, links to each other with FPGA2.3 control signals are arranged, iSendResult, oTXDEn1, oTXDEn2.ISendResult is for sending the control signal of data, and high level is effective.When iSendResult was high level, making oTXDEn1 and oTXDEn2 was low level, at this moment has only FPGA1 to transmit, here with 6 pulse signals.After the end of transmission (EOT), FPGA1 stops transmission, enables oTXDEn1, at this moment has only FPGA2 to transmit, and illustrates with 5 pulses.After the end of transmission (EOT), FPGA2 stops transmission, enables oTXDEn2, and FPGA3 transmits, and illustrates with 4 pulses, stops after the end of transmission (EOT).Thereby the result who realizes three FPGA carries out the timesharing transmission.
Claims (8)
1. photon correlator based on field programmable gate array (FPGA) is characterized in that mainly comprising:
---the fpga chip circuit, realize independently correlator of a plurality of linearities;
---clock, reset circuit, realize the driving of each circuit module, synchronous reset;
---serial ports and USB circuit, realization is communicated by letter with computing machine;
---the synchronous reset module, be solidificated in the FPGA, finish each module and a plurality of fpga chip synchronous reset and the loading of giving tacit consent to initial value after hardware powers on;
---the photon counting module, be solidificated in the FPGA, be used to add up the number of the at interval interior photon of certain hour, and latch output, send into the related operation module;
---the related operation module, be solidificated in the FPGA, the data of photon counting module output are carried out related operation, obtain correlation curve, and latch output, by Computer Interface Module,, realize the output of data with compunication;
---Computer Interface Module, be solidificated in the FPGA, by serial ports and USB circuit interface and compunication, realize that the correlator parameter is provided with and the output of related operation result data.
2. photon correlator according to claim 1 is characterized in that described fpga chip circuit mainly is made of the multiple FPGA chip circuit.
3. photon correlator according to claim 1 and 2 is characterized in that described clock, reset circuit mainly are made of the Block1 circuit.
4. photon correlator according to claim 3 is characterized in that described serial ports and USB circuit are mainly by UART﹠amp; The USB circuit constitutes.
5. photon correlator according to claim 4 is characterized in that described synchronous reset module mainly comprises the input of 50M length of a game and the output of reset signal.
6. photon correlator according to claim 5 is characterized in that described photon counting module mainly comprises the input of iSampleWord parameter and the input of 50M length of a game.
7. photon correlator according to claim 6 is characterized in that described related operation module mainly is made of shift register and parallel multiplication.
8. correlator according to claim 7 is characterized in that described Computer Interface Module mainly is made of receiving element RxdALL and transmitting element TXDALL.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009202725679U CN201589663U (en) | 2009-12-08 | 2009-12-08 | Photon correlator based on field-programmable gate arrays (FPGA) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009202725679U CN201589663U (en) | 2009-12-08 | 2009-12-08 | Photon correlator based on field-programmable gate arrays (FPGA) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201589663U true CN201589663U (en) | 2010-09-22 |
Family
ID=42749450
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009202725679U Expired - Lifetime CN201589663U (en) | 2009-12-08 | 2009-12-08 | Photon correlator based on field-programmable gate arrays (FPGA) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201589663U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102033032A (en) * | 2010-11-05 | 2011-04-27 | 济南微纳颗粒仪器股份有限公司 | Digital correlator for photon correlated nanometer zetasizer |
| CN101726452B (en) * | 2009-12-08 | 2012-03-28 | 华南师范大学 | Photon correlator based on field programmable gate array (FPGA) |
| CN104792670A (en) * | 2015-04-09 | 2015-07-22 | 华南师范大学 | FPGA (field programmable gate array)-based multiplexing photon correlator |
| CN109060130A (en) * | 2018-09-04 | 2018-12-21 | 华南师范大学 | A kind of field programmable gate array digital correlator of storage organization |
-
2009
- 2009-12-08 CN CN2009202725679U patent/CN201589663U/en not_active Expired - Lifetime
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101726452B (en) * | 2009-12-08 | 2012-03-28 | 华南师范大学 | Photon correlator based on field programmable gate array (FPGA) |
| CN102033032A (en) * | 2010-11-05 | 2011-04-27 | 济南微纳颗粒仪器股份有限公司 | Digital correlator for photon correlated nanometer zetasizer |
| CN102033032B (en) * | 2010-11-05 | 2012-09-05 | 济南微纳颗粒仪器股份有限公司 | Digital correlator for photon correlated nanometer zetasizer |
| CN104792670A (en) * | 2015-04-09 | 2015-07-22 | 华南师范大学 | FPGA (field programmable gate array)-based multiplexing photon correlator |
| CN104792670B (en) * | 2015-04-09 | 2018-04-03 | 华南师范大学 | A kind of multiplexing photon correlator based on field programmable gate array |
| CN109060130A (en) * | 2018-09-04 | 2018-12-21 | 华南师范大学 | A kind of field programmable gate array digital correlator of storage organization |
| CN109060130B (en) * | 2018-09-04 | 2021-07-20 | 华南师范大学 | On-site programmable gate array digital correlator with storage structure |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101726452B (en) | Photon correlator based on field programmable gate array (FPGA) | |
| CN201589663U (en) | Photon correlator based on field-programmable gate arrays (FPGA) | |
| CN102736511B (en) | Time measurement system and time measurement method | |
| CN104866452A (en) | Multi-serial port extension method based on FPGA and TL16C554A | |
| CN101509805A (en) | Multi-channel Parallel Data Acquisition System Based on Field Programmable Gate Array | |
| CN105404495B (en) | For modulating the high speed PRBS generator and method for generation of wide-band transducer | |
| CN103870421A (en) | FPGA (Field Programmable Gate Array) based serial interface and PWM (Pulse Width Modulation) combined application IP (Intellectual Property) core | |
| CN102123060A (en) | FPGA (Field Programmable Gate Array) based error code testing method | |
| CN102033032B (en) | Digital correlator for photon correlated nanometer zetasizer | |
| CN102446557B (en) | A kind of a kind of method of chip and chip parallel test | |
| CN102313604B (en) | Adaptive photon correlator on basis of CPLD (Complex Programmable Logic Device) and FPGA (Field Programmable Gate Array) | |
| CN102798589B (en) | High-speed photon correlator with large dynamic range | |
| CN201876405U (en) | Digital correlator for photon correlation nano particle sizer | |
| CN109060130B (en) | On-site programmable gate array digital correlator with storage structure | |
| CN102754344B (en) | The time-to-digit converter of continuous measurement | |
| CN101888209A (en) | Gaussian white noise generator based on FPGA (Field Programmable Gate Array) | |
| CN102999465B (en) | High-speed digital signal integrated processing device for wireless communication | |
| CN113960682A (en) | Multi-channel digital correlator based on FPGA and correlation method thereof | |
| He et al. | The Realization of FFT Algorithm based on FPGA Co-processor | |
| CN202395792U (en) | Double precision chaotic signal generator based on FPGA | |
| Pham-Thai et al. | A novel multichannel UART design with FPGA-based implementation | |
| Liu et al. | Multi-functional serial communication interface design based on FPGA | |
| CN116381470A (en) | Trigger signal synchronization method and system in ATE equipment | |
| CN201994962U (en) | Ethernet-to-E1 channel adapter based on FPGA (Field Programmable Gate Array) chip architecture technology | |
| CN204856469U (en) | General signal acquisition driver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20100922 Effective date of abandoning: 20091208 |