CN1961295A - 高速缓冲存储器管理系统和方法 - Google Patents
高速缓冲存储器管理系统和方法 Download PDFInfo
- Publication number
- CN1961295A CN1961295A CNA2004800427711A CN200480042771A CN1961295A CN 1961295 A CN1961295 A CN 1961295A CN A2004800427711 A CNA2004800427711 A CN A2004800427711A CN 200480042771 A CN200480042771 A CN 200480042771A CN 1961295 A CN1961295 A CN 1961295A
- Authority
- CN
- China
- Prior art keywords
- data
- cache memory
- storage
- cache
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 255
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000012545 processing Methods 0.000 claims abstract description 26
- 230000005055 memory storage Effects 0.000 claims description 51
- 238000007726 management method Methods 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 claims description 8
- 239000000284 extract Substances 0.000 claims description 6
- 238000013507 mapping Methods 0.000 claims description 5
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000013500 data storage Methods 0.000 claims description 4
- 230000009466 transformation Effects 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 description 21
- 238000005755 formation reaction Methods 0.000 description 21
- 230000006870 function Effects 0.000 description 11
- 238000013461 design Methods 0.000 description 10
- 238000001914 filtration Methods 0.000 description 8
- 238000005070 sampling Methods 0.000 description 7
- 230000008034 disappearance Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 230000006835 compression Effects 0.000 description 3
- 238000007906 compression Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000003139 buffering effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 238000012856 packing Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000006837 decompression Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 238000011079 streamline operation Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0877—Cache access modes
- G06F12/0879—Burst mode
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (34)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2004/022878 WO2006019374A1 (en) | 2004-07-14 | 2004-07-14 | Cache memory management system and method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1961295A true CN1961295A (zh) | 2007-05-09 |
CN100533403C CN100533403C (zh) | 2009-08-26 |
Family
ID=35907684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800427711A Expired - Fee Related CN100533403C (zh) | 2004-07-14 | 2004-07-14 | 高速缓冲存储器管理系统和方法 |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1769360A4 (zh) |
JP (1) | JP5071977B2 (zh) |
KR (1) | KR101158949B1 (zh) |
CN (1) | CN100533403C (zh) |
WO (1) | WO2006019374A1 (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103765378A (zh) * | 2011-08-29 | 2014-04-30 | 英特尔公司 | 2d收集指令和2d高速缓存 |
CN105393583A (zh) * | 2013-02-22 | 2016-03-09 | 瑞典爱立信有限公司 | 具有媒体突发传送能力的媒体分发网络 |
CN107153617A (zh) * | 2016-03-04 | 2017-09-12 | 三星电子株式会社 | 用于利用缓冲器高效访问纹理数据的高速缓存体系结构 |
CN107154012A (zh) * | 2016-03-04 | 2017-09-12 | 三星电子株式会社 | 图形处理器及其操作方法 |
CN109997109A (zh) * | 2016-12-20 | 2019-07-09 | 德州仪器公司 | 具有提取提前滞后的流引擎 |
CN110569204A (zh) * | 2019-07-23 | 2019-12-13 | 广东工业大学 | 基于fpga和ddr3 sdram的可配置图像数据缓存系统 |
CN112368687A (zh) * | 2018-06-29 | 2021-02-12 | 索尼公司 | 信息处理设备、信息处理方法和程序 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8806164B2 (en) * | 2011-03-04 | 2014-08-12 | Micron Technology, Inc. | Apparatus, electronic devices and methods associated with an operative transition from a first interface to a second interface |
GB2551426B (en) * | 2016-04-18 | 2021-12-29 | Avago Tech Int Sales Pte Lid | Hardware optimisation for generating 360° images |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410649A (en) * | 1989-11-17 | 1995-04-25 | Texas Instruments Incorporated | Imaging computer system and network |
JPH1083347A (ja) * | 1996-09-06 | 1998-03-31 | Fujitsu Ltd | キャッシュメモリ装置 |
JPH10116191A (ja) * | 1996-10-14 | 1998-05-06 | Hitachi Ltd | 圧縮命令用バッファを備えたプロセッサ |
JP3104643B2 (ja) * | 1997-05-07 | 2000-10-30 | 株式会社セガ・エンタープライゼス | 画像処理装置及び画像処理方法 |
EP0926600B1 (en) * | 1997-12-24 | 2003-06-11 | Texas Instruments Inc. | Computer system with processor and memory hierarchy and its operating method |
JP3365293B2 (ja) * | 1998-02-12 | 2003-01-08 | 株式会社日立製作所 | Dram,ロジック混載lsiを使ったキャッシュメモリ及びそれを用いたグラフィックスシステム |
US6560674B1 (en) * | 1998-10-14 | 2003-05-06 | Hitachi, Ltd. | Data cache system |
US6825848B1 (en) * | 1999-09-17 | 2004-11-30 | S3 Graphics Co., Ltd. | Synchronized two-level graphics processing cache |
US6812929B2 (en) * | 2002-03-11 | 2004-11-02 | Sun Microsystems, Inc. | System and method for prefetching data from a frame buffer |
US6957305B2 (en) * | 2002-08-29 | 2005-10-18 | International Business Machines Corporation | Data streaming mechanism in a microprocessor |
-
2004
- 2004-07-14 KR KR1020067023350A patent/KR101158949B1/ko active IP Right Grant
- 2004-07-14 WO PCT/US2004/022878 patent/WO2006019374A1/en not_active Application Discontinuation
- 2004-07-14 JP JP2007521441A patent/JP5071977B2/ja not_active Expired - Fee Related
- 2004-07-14 CN CNB2004800427711A patent/CN100533403C/zh not_active Expired - Fee Related
- 2004-07-14 EP EP04757053A patent/EP1769360A4/en not_active Withdrawn
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103765378A (zh) * | 2011-08-29 | 2014-04-30 | 英特尔公司 | 2d收集指令和2d高速缓存 |
CN103765378B (zh) * | 2011-08-29 | 2017-08-29 | 英特尔公司 | 2d收集指令和2d高速缓存 |
CN105393583A (zh) * | 2013-02-22 | 2016-03-09 | 瑞典爱立信有限公司 | 具有媒体突发传送能力的媒体分发网络 |
CN105393583B (zh) * | 2013-02-22 | 2019-07-05 | 瑞典爱立信有限公司 | 具有媒体突发传送能力的媒体分发网络 |
CN107153617A (zh) * | 2016-03-04 | 2017-09-12 | 三星电子株式会社 | 用于利用缓冲器高效访问纹理数据的高速缓存体系结构 |
CN107154012A (zh) * | 2016-03-04 | 2017-09-12 | 三星电子株式会社 | 图形处理器及其操作方法 |
CN107153617B (zh) * | 2016-03-04 | 2023-04-07 | 三星电子株式会社 | 用于利用缓冲器高效访问纹理数据的高速缓存体系结构 |
CN109997109A (zh) * | 2016-12-20 | 2019-07-09 | 德州仪器公司 | 具有提取提前滞后的流引擎 |
CN109997109B (zh) * | 2016-12-20 | 2023-07-21 | 德州仪器公司 | 具有提取提前滞后的流引擎 |
CN112368687A (zh) * | 2018-06-29 | 2021-02-12 | 索尼公司 | 信息处理设备、信息处理方法和程序 |
CN110569204A (zh) * | 2019-07-23 | 2019-12-13 | 广东工业大学 | 基于fpga和ddr3 sdram的可配置图像数据缓存系统 |
CN110569204B (zh) * | 2019-07-23 | 2023-01-20 | 广东工业大学 | 基于fpga和ddr3 sdram的可配置图像数据缓存系统 |
Also Published As
Publication number | Publication date |
---|---|
KR20070038955A (ko) | 2007-04-11 |
EP1769360A1 (en) | 2007-04-04 |
JP2008507028A (ja) | 2008-03-06 |
CN100533403C (zh) | 2009-08-26 |
EP1769360A4 (en) | 2008-08-06 |
KR101158949B1 (ko) | 2012-07-06 |
JP5071977B2 (ja) | 2012-11-14 |
WO2006019374A1 (en) | 2006-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7102646B1 (en) | Demand-based memory system for graphics applications | |
US7797510B1 (en) | Memory management for virtual address space with translation units of variable range size | |
US8627041B2 (en) | Efficient line and page organization for compression status bit caching | |
JP2008276798A (ja) | タイルリニアホストテクスチャストレージ | |
US7039241B1 (en) | Method and apparatus for compression and decompression of color data | |
KR20170103649A (ko) | 버퍼를 이용하여 텍스처 데이터에 액세스하는 방법 및 장치 | |
US11023152B2 (en) | Methods and apparatus for storing data in memory in data processing systems | |
JP4076502B2 (ja) | ゾーン・レンダリングのための効率的なグラフィックス状態管理 | |
EP2113103B1 (en) | Dynamic configurable texture cache for multi-texturing | |
CN1133934C (zh) | 象素引擎数据高速缓存装置 | |
CN100432959C (zh) | 压缩高速缓存内数据的机制 | |
WO2003050759A1 (fr) | Appareil de traitement d'images et procede associe | |
AU2010313045A1 (en) | Image file generation device, image processing device, image file generation method, image processing method, and data structure for image files | |
WO2006087665A2 (en) | Enhancing performance of a memory unit of a data processing device by separating reading and fetching functionalities | |
CN100533403C (zh) | 高速缓冲存储器管理系统和方法 | |
CN107153617B (zh) | 用于利用缓冲器高效访问纹理数据的高速缓存体系结构 | |
US20180004443A1 (en) | Accessing encoded blocks of data in memory | |
CN107589908A (zh) | 一种基于固态盘缓存系统中非对齐更新数据的合并方法 | |
US6314490B1 (en) | Method and apparatus for memory addressing | |
US7589738B2 (en) | Cache memory management system and method | |
US10706607B1 (en) | Graphics texture mapping | |
US20220398686A1 (en) | Methods of and apparatus for storing data in memory in graphics processing systems | |
CN107797757A (zh) | 与影像处理系统中的快取存储器相关的存储器管理方法及存储器管理装置 | |
JPH09259041A (ja) | キャッシュメモリ制御方式 | |
WO2023094829A1 (en) | Cache arrangements in data processing systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: IDT CO.,LTD. Free format text: FORMER OWNER: AOPUTIX CRYSTAL SILICON CO., LTD. Effective date: 20091016 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20091016 Address after: San Jose, California, USA Patentee after: IDT company Address before: california Patentee before: Silicon Optix Co., Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: QUALCOMM INC. Free format text: FORMER OWNER: INTEGRATED DEVICE TECHNOLOGY, INC. Effective date: 20130109 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130109 Address after: American California Patentee after: Qualcomm Inc. Address before: San Jose, California, USA Patentee before: IDT company |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090826 Termination date: 20180714 |
|
CF01 | Termination of patent right due to non-payment of annual fee |