CN1909195A - Flank wall making method - Google Patents

Flank wall making method Download PDF

Info

Publication number
CN1909195A
CN1909195A CN 200510028536 CN200510028536A CN1909195A CN 1909195 A CN1909195 A CN 1909195A CN 200510028536 CN200510028536 CN 200510028536 CN 200510028536 A CN200510028536 A CN 200510028536A CN 1909195 A CN1909195 A CN 1909195A
Authority
CN
China
Prior art keywords
side wall
making method
silicon nitride
etching
nitride film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200510028536
Other languages
Chinese (zh)
Other versions
CN100442457C (en
Inventor
周贯宇
陈华伦
钱文生
陈晓波
郭永芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CNB2005100285365A priority Critical patent/CN100442457C/en
Publication of CN1909195A publication Critical patent/CN1909195A/en
Application granted granted Critical
Publication of CN100442457C publication Critical patent/CN100442457C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Chemical Vapour Deposition (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

The invention relates to a method for producing side wall, which comprises: first producing silica film; producing silicon nitride film; then etching the side wall; repeating steps 2 and 3, until obtaining the side wall in D shape and width at 500-800ai. And the invention can obtain ideal shape in the process under 0.13 micro meters.

Description

A kind of flank wall making method
Technical field
The present invention relates to field of semiconductor manufacture, relate in particular to a kind of flank wall making method.
Background technology
Generally all can use the structure of side wall in the production process of semiconductor below 1 micron, side wall generally is used for around polysilicon gate, prevents that more heavy dose of source leakage injection too consequently may the leakage break-through of generation source near raceway groove.
In the side wall production technology of the general D pattern more than 0.15 micron roughly as shown in Figure 1, at first be with chemical vapour deposition (CVD) (Chemical Vapor Deposition, hereinafter to be referred as CVD) method at silicon face growth layer of silicon dioxide film, and then, carry out the side wall etching again with CVD method one deck silicon nitride film of on silica membrane, growing.The layer of silicon dioxide film of growing up can prevent that hypogenous silicon nitride film is grown directly upon silicon chip surface and the stress defective that causes, and the silicon nitride film of being grown in second step is the chief component as side wall.
Along with the development of semiconductor technology, the live width of semiconductor technology is more and more littler, in the technology below 0.13 micron, if adopt existing processes, will produce many problems.More and more narrow along with distance between the polysilicon lines, the ability that CVD fills silicon nitride can be restricted, and the phenomenon in cavity is arranged in the middle of occurring.Can cause the variation of the whole pattern of side wall after the etching, thereby cause the inefficacy of device.In the technology below 0.13 micron, if adopt existing technology, after the grown silicon nitride film pattern of side wall as shown in Figure 2, the pattern of side wall etching back side wall is as shown in Figure 3.
Summary of the invention
Technical problem to be solved by this invention provides a kind of flank wall making method, is applied in the technology below 0.13 micron, can obtain desirable side wall pattern.
For solving the problems of the technologies described above, a kind of flank wall making method of the present invention may further comprise the steps, and the first step is at the silicon chip surface silicon dioxide thin film growth; Second step, grown silicon nitride film on silica membrane; The 3rd step, the side wall etching; In the 4th step, repeating step two and three is the side wall of " D " shape of 500-800 dust until obtaining width.
As a kind of flank wall making method of a kind of optimal technical scheme of the present invention, preferably adopt the chemical gaseous phase depositing process silicon dioxide thin film growth in the first step.
As a kind of flank wall making method of the another kind of optimal technical scheme of the present invention, preferably adopt chemical gaseous phase depositing process grown silicon nitride film in second step.
As a kind of flank wall making method of the another kind of optimal technical scheme of the present invention, the silicon nitride film thickness of growth is preferably the 200-600 dust in second step.
As a kind of flank wall making method of the another kind of optimal technical scheme of the present invention, the side wall etching in the 3rd step is preferably to do carves etching.
Compare with the chemical-mechanical polishing mathing in the prior art, a kind of flank wall making method of the present invention, after the silicon chip surface silicon dioxide thin film growth, repeat the grown silicon nitride film on silica membrane in second step, and the side wall etching in the 3rd step, make in the technology below 0.13 micron, can obtain desirable side wall pattern.
Description of drawings
Below in conjunction with drawings and Examples the present invention is further described:
Fig. 1 is a kind of flank wall making method process chart of existing technology;
Fig. 2 is the flank wall making method grown silicon nitride film back side wall structure chart of prior art;
Fig. 3 is the flank wall making method side wall etching back side wall structure chart of prior art;
Fig. 4 is the present invention's grown silicon nitride film first time back side wall structure chart;
Fig. 5 carries out the side wall etching back side wall structure chart first time for the present invention;
Fig. 6 is the present invention's grown silicon nitride film second time back side wall structure chart;
Fig. 7 carries out the side wall etching back side wall structure chart second time for the present invention;
Fig. 8 is a kind of flank wall making method flow chart of the present invention.
Embodiment
As shown in Figure 8, a kind of flank wall making method of the present invention may further comprise the steps: may further comprise the steps, the first step is at the silicon chip surface silicon dioxide thin film growth; Second step, grown silicon nitride film on silica membrane; The 3rd step, the side wall etching; In the 4th step, repeating step two and three is the side wall of " D " shape of 500-800 dust until obtaining width.
Be elaborated below, in order to prevent in CVD method grown silicon nitride, the cavity to occur between the polysilicon lines, formerly with after the CVD method growth layer of silicon dioxide film, and then with CVD method growth one deck silicon nitride film, its thickness is about the 1/2-1/4 of normal growth thickness thickness, i.e. the 200-600 dust.Sidewall structure figure as shown in Figure 4.Carry out anisotropic side wall again and do to carve etching, after increasing etching at some, sidewall structure figure as shown in Figure 5 at excessive dried quarter.Then, clean, after removal produced secondary product owing to etching, with CVD method growth one deck silicon nitride film, its thickness was about the 1/2-1/4 of normal growth thickness thickness, i.e. the 200-600 dust more again.Sidewall structure figure as shown in Figure 6.Repeat top anisotropic side wall again and do the etching at quarter, and then, carry out anisotropic side wall and do the etching at quarter, up to obtaining desirable side wall figure, as shown in Figure 7 up to sidewall structure figure with CVD method growth one deck silicon nitride film.

Claims (5)

1. a flank wall making method is characterized in that, may further comprise the steps, and the first step is at the silicon chip surface silicon dioxide thin film growth; Second step, grown silicon nitride film on silica membrane; The 3rd step, the side wall etching; In the 4th step, repeating step two and three is " D " shape side wall of 500-800 dust until obtaining width.
2. flank wall making method as claimed in claim 1 is characterized in that, adopts the chemical gaseous phase depositing process silicon dioxide thin film growth in the first step.
3. flank wall making method as claimed in claim 1 is characterized in that, adopts chemical gaseous phase depositing process grown silicon nitride film in second step.
4. flank wall making method as claimed in claim 1 is characterized in that, the silicon nitride film thickness of growth is the 200-600 dust in second step.
5. flank wall making method as claimed in claim 1 is characterized in that, the side wall etching in the 3rd step is carved etching for doing.
CNB2005100285365A 2005-08-05 2005-08-05 Flank wall making method Active CN100442457C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005100285365A CN100442457C (en) 2005-08-05 2005-08-05 Flank wall making method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005100285365A CN100442457C (en) 2005-08-05 2005-08-05 Flank wall making method

Publications (2)

Publication Number Publication Date
CN1909195A true CN1909195A (en) 2007-02-07
CN100442457C CN100442457C (en) 2008-12-10

Family

ID=37700243

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100285365A Active CN100442457C (en) 2005-08-05 2005-08-05 Flank wall making method

Country Status (1)

Country Link
CN (1) CN100442457C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102214575A (en) * 2010-04-02 2011-10-12 中芯国际集成电路制造(上海)有限公司 Making method for MOS (Metal Oxide Semiconductor) transistor
CN102723271A (en) * 2012-06-20 2012-10-10 上海华力微电子有限公司 Method for forming silicon dioxide side wall with uniform thickness

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3090202B2 (en) * 1998-03-31 2000-09-18 日本電気株式会社 Method for manufacturing semiconductor device
JP2000156497A (en) * 1998-11-20 2000-06-06 Toshiba Corp Manufacture of semiconductor device
JP2002016134A (en) * 2000-06-28 2002-01-18 Mitsubishi Electric Corp Manufacturing method of semiconductor device
JP4139266B2 (en) * 2003-05-13 2008-08-27 スパンション エルエルシー Method for manufacturing a memory element for a semiconductor memory

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102214575A (en) * 2010-04-02 2011-10-12 中芯国际集成电路制造(上海)有限公司 Making method for MOS (Metal Oxide Semiconductor) transistor
CN102723271A (en) * 2012-06-20 2012-10-10 上海华力微电子有限公司 Method for forming silicon dioxide side wall with uniform thickness
CN102723271B (en) * 2012-06-20 2015-03-18 上海华力微电子有限公司 Method for forming silicon dioxide side wall with uniform thickness

Also Published As

Publication number Publication date
CN100442457C (en) 2008-12-10

Similar Documents

Publication Publication Date Title
US6602764B2 (en) Methods of fabricating gallium nitride microelectronic layers on silicon layers
CN102891075B (en) The film build method of amorphous silicon film and film formation device
US7682944B2 (en) Pendeo epitaxial structures and devices
US7754286B2 (en) Method of forming a silicon dioxide film
CN103348447A (en) Semiconductor wafer comprising gallium nitride layer having one or more silicon nitride interlayer therein
CN103415915A (en) Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
CN109103070B (en) Method for preparing high-quality thick film AlN based on nano-pattern silicon substrate
TW201603119A (en) Method of obtaining planar semipolar gallium nitride surfaces
JPS61182221A (en) Multi-layer precipitation for storing stress in preciptated polysilicon
CN103137434B (en) The manufacture method of GaN Film on Si Substrate
CN103048733A (en) Conical multilayer ridge waveguide structure and production method thereof
CN1909195A (en) Flank wall making method
CN103094087B (en) The method of etching groove polysilicon gate
CN112285827A (en) Preparation method of multilayer silicon photonic device
CN103137483B (en) A kind of method eliminating sharp corner at top end of groove
CN110456450B (en) Preparation method of thick film silicon nitride waveguide
CN104051583A (en) Preparation method of patterned substrate for improving epitaxial quality
CN100442459C (en) Manufacturing process of self-aligned silicide barrier layer
KR101986040B1 (en) Method for manugacturing optical device using mask pattern and selective growth of nitride-based material
CN101859725B (en) Method for forming wafer by improving edge of shallow trench isolation structure
CN103031598A (en) Silicon epitaxial growth process
CN113517287A (en) Semiconductor structure and preparation method thereof
CN109378369A (en) The epitaxial layer and its manufacturing method of semi-polarity gallium nitride with the face (20-2-1)
CN112382657B (en) Graphic silicon substrate-silicon germanium film composite structure and preparation method and application thereof
CN106783803A (en) A kind of method and semiconductor structure for reducing the loss of photo-etching mark figure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20171214

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206 Shanghai Road, Bridge No. 1188, 718

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.