CN1866484A - Method for manufacturing photoelectric chip packaging structure with control chip - Google Patents

Method for manufacturing photoelectric chip packaging structure with control chip Download PDF

Info

Publication number
CN1866484A
CN1866484A CNA2005100708938A CN200510070893A CN1866484A CN 1866484 A CN1866484 A CN 1866484A CN A2005100708938 A CNA2005100708938 A CN A2005100708938A CN 200510070893 A CN200510070893 A CN 200510070893A CN 1866484 A CN1866484 A CN 1866484A
Authority
CN
China
Prior art keywords
chip
encapsulating structure
control chip
photoelectric
manufacture method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2005100708938A
Other languages
Chinese (zh)
Other versions
CN100547749C (en
Inventor
汪秉龙
林惠忠
巫世裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harvatek Corp
Original Assignee
Harvatek Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harvatek Corp filed Critical Harvatek Corp
Priority to CNB2005100708938A priority Critical patent/CN100547749C/en
Publication of CN1866484A publication Critical patent/CN1866484A/en
Application granted granted Critical
Publication of CN100547749C publication Critical patent/CN100547749C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • H01L23/295Organic, e.g. plastic containing a filler
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)

Abstract

The invention discloses a preparing method of photoelectrical chip packing structure with control chip, which is characterized by the following: the structure is easy to assemble without environmental interference, which can be applied in the ad board or background to improve the packing product rate and quality; the method utilizes single or plural photoelectrical chip to connect substrate and control chip with control chip on the bottom of photoelectrical chip in connection with substrate, which avoids optical interference from frame device or grid.

Description

Manufacture method with photoelectric chip encapsulating structure of control chip
Technical field
The present invention relates to a kind of manufacture method, relate in particular to a kind of photoelectric chip encapsulating structure that control chip is arranged on the bottom of photoelectric chip, joins with base material with photoelectric chip encapsulating structure of control chip.
Background technology
In semiconductor packages industry, semiconductor packaging process is very important.Light-emitting diode (LED) and optical sensor packaging industrial also are accompanied by light, thin, short, the little and H.D requirement of electronic product and more show important, and the situation that has half share with conventional semiconductor package is arranged.The encapsulation technology of LED or semiconductor packages industry is constantly weeded out the old and bring forth the new especially, as photoelectric chip encapsulating structure BGA pin position, especially the pin position with control chip that meet surface installation technique (SMT) specification requirement need in its encapsulating structure more also to represent better base material; In like manner, its encapsulation back finished product brightness also is the important techniques requirement.
As use well-known greatly, after the Electronic Packaging technology is meant and completes from semiconductor integrated circuit and light-emitting diode, be contained among the on line structure with other electronic building brick mutual group, become an electronic product, to realize all process steps of a particular design function.The main function of Electronic Packaging has four, is respectively that electric energy transmits (Power Distribution), signal transmits (Signal Distribution), heat radiation (Heat Dissipation) and protection and supports (Protection and Support).As IC integrated circuit (IC) chip encapsulation commonly used and LED encapsulation.
As shown in Figure 1, it is the known photoelectric chip encapsulating structure with control chip, base material 30a adhesion photoelectric chip 20a and control chip 10a, and connect the base material internal circuit, again with the situation (can have several photoelectric chips 40a) of outside filling encapsulating structure 40a encapsulation and encapsulating, but the known photoelectric chip encapsulating structure with control chip 10a is when being installed in the flow process of base material 30a, has inconvenient mounting structure, prepare (material handling) nor be beneficial to material, be that photoelectric chip 40a and control chip 10a need be installed on respectively on the base material, operation is miscellaneous, and shared area is bigger, even influences luminous efficiency.When practical application, the horizontal area shared to packaging body also has negative effect.Therefore be necessary to develop a kind of encapsulating structure and method that is beneficial to fitting operation and can dwindles the horizontal area size, to satisfy requirement of actual application.
For now on the market major part need the light-emitting diode of base material, simplifying installation procedure and minification also be the important requirement of encapsulation process, and luminosity not disturbed by ambient light also be important functional requirement.
Main purpose of the present invention is to provide a kind of can the realization to have preferable luminous intensity and reduced size, and can make the installation process maintenance have the manufacture method of the photoelectric chip encapsulating structure of control chip easily, can be used for having luminous element (as light-emitting diode) or optical sensor with base material mutual encapsulation demand, realize low-cost high-quality packaging effect.
For realizing above-mentioned goal of the invention, the present invention adopts following technical scheme:
A kind of manufacture method with photoelectric chip encapsulating structure of control chip is characterized in that comprising the steps:
Two basic parts such as prepare control chip, photoelectric chip are formed preliminary precast construction, and this preliminary precast construction has the structure that photoelectric chip and control chip are connected;
Should be preliminary precast construction form the base material syndeton, this base material syndeton has the structure that preliminary precast construction is connected with base material with the headroom face of control chip; And
Be set to the outside filling encapsulating structure that transparent material constitutes,, and be located on this base material and this photoelectric chip, cover this photoelectric chip and control chip so that can appear or penetrate light source;
Wherein this base material has internal circuit.
The present invention can make the photoelectric chip encapsulating structure that is used for backlight, light fixture and advertisement billboard or electromagnetic wave field shape detector.It has the following advantages:
(1) new operation is provided with easily, and required newly adding is equipped with price and the neither height of specification requirement;
(2) control chip 10 be hidden in not can stray light electrical chip 20 luminous route place, volume is little, and is easy for installation;
(3) conventional package equipment is still available;
(4) luminous brightness is strong, can cooperate the conventional package operation.
Description of drawings
Below, the present invention is further illustrated with embodiment in conjunction with the accompanying drawings.
Fig. 1 is the schematic diagram of the known photoelectric chip encapsulating structure with control chip;
Fig. 2 is the described performing step schematic diagram with photoelectric chip encapsulating structure of control chip of the first embodiment of the present invention;
Fig. 3 is the described schematic diagram with photoelectric chip encapsulating structure of control chip of the first embodiment of the present invention;
Fig. 4 is the described schematic diagram with photoelectric chip packed part structure of control chip of the second embodiment of the present invention;
Fig. 5 is the described schematic diagram with photoelectric chip encapsulating structure of control chip of the third embodiment of the present invention;
Fig. 6 is the flow chart of the method for the invention.
Embodiment
Fig. 2 and Fig. 3 are the first embodiment of the present invention, and wherein base material 30 can be stepped construction, have front (being generally the face at photoelectric chip 20 places) and reverse side, have internal circuit and are distributed in wherein.Photoelectric chip 20 is arranged on these base material 30 fronts, joins with this control chip 10; This photoelectric chip 20 can be light-emitting diode or optical sensor, and its quantity can be a plurality of.As Fig. 2, shown in Figure 3, earlier photoelectric chip 20 and control chip 10 are joined and be arranged on again on this base material front, control chip 10 is arranged on the bottom of this photoelectric chip 20 and is connected with base material 30, and above-mentioned control chip 10 also is connected with this internal circuit simultaneously; Outside filling encapsulating structure 40 is constituted by transparent material, can appear or penetrate light source, be located at this base material with should (a plurality of) photoelectric chip on, and (a plurality of) photoelectric chip 20 is somebody's turn to do in covering; It can have the external circuits interface, is arranged on a side of this base material or a plurality of predetermined side and is connected with this internal circuit.This external circuits interface can connect near the side that internal circuit and base material 30 be positioned at base material to be installed in the middle of the specific electronic devices.Outside filling encapsulating structure 40 can appear light source, can be strong macromolecular material of light transmission such as resin.
Fig. 6 is the concrete steps of manufacture method of the present invention:
S101: two basic parts such as prepare control chip 10, photoelectric chip 20 are formed preliminary precast construction (promptly as shown in Figure 2), and wherein preliminary precast construction is the structure that photoelectric chip 20 and control chip 10 are connected; S103: this preliminary precast construction is formed base material 30 syndetons (i.e. structure before the not encapsulating as shown in Figure 3), wherein the base material 30 syndetons structure that to be preliminary precast construction be connected with base material 30 with the headroom face of control chip 10; And S105: outside filling encapsulating structure 40 is set at last,, can appears or penetrate light source, be located on this base material 30 and this photoelectric chip 20, and cover this photoelectric chip 20 and control chip 10 by transparent material is constituted; Wherein base material 30 has internal circuit.
Below, with reference to figure 4 and Fig. 5, change describing the thin portion that other embodiments of the invention disclosed in detail.Wherein, this base material 30 can be the superimposed structure of multilayer material.This photoelectric chip 10 can be light-emitting diode or optical sensor.Outside filling encapsulating structure 40 can be polymer composite and constitutes, and can have phosphor powder and be distributed in wherein; This phosphor powder can be the mixing of gold-tinted phosphor powder or green glow phosphor powder or aforementioned two kinds of phosphor powders.This base material 30 can be the copper foil circuit panel material and constitutes.Outside filling encapsulating structure 40 can have reflection box 50 and be located at the edge, so that up assemble luminous.Outside filling encapsulating structure 40 also can have surface treatment; Its surface treatment can be grating or filter coating are set, so that filter or arrangement light.This photoelectric chip 20 can be a plurality of, and this plural number photoelectric chip 20 can be arranged as rectangular or totem pole, as trade mark or advertising thing shape.In addition, can to blend together light be white light to this plural number photoelectric chip 20; The present invention also can further have external circuits and connect 35, is arranged on a side of this base material 30 or a plurality of predetermined side or the reverse side of base material 30 and is connected with this internal circuit.More can further comprise a step, promptly before this outside filling encapsulating structure is set, this control chip 10 or this photoelectric chip 20 are connected with the internal circuit of this base material 30 by metal wire 60 (as shown in Figure 4); Wherein this control chip 10 or this photoelectric chip 20 can adopt the eutectic structure of metal to metal to be connected with the internal circuit of this base material 30.
The present invention changes traditional 20 encapsulating structures of the photoelectric chip with control chip 10 into control chip 10 is hidden in not luminous route that can stray light electrical chip 20 position, can make things convenient for the assembling of electronic component; A side or a plurality of predetermined side of external circuits interface in a rectangle base material 30 is set; Increase as shown in Figure 5 reflection box 50 or surface treatment such as grating or filter coating, so that optical filtering or arrangement light, make be improved property easy for installation and strengthen luminous intensity of this encapsulating structure, and it is low that cost is set, little to traditional light-emitting diode chip for backlight unit packing producing line influence.
The present invention with control chip 10 be hidden in not can stray light electrical chip 20 luminous route, its production equipment is not high price or the equipment that is difficult for obtaining, therefore realizes that ratio of the present invention is easier to.And the matrix structure of manufacturing of the present invention is taken into account luminous intensity and easy for installation.Simultaneously, the present invention is little to the process sequence influence of conventional package operation, can incorporate fully in the middle of the old packaging process, and old encapsulation board does not need significantly to revise.

Claims (16)

1. the manufacture method with photoelectric chip encapsulating structure of control chip is characterized in that comprising the steps:
Two basic parts such as prepare control chip, photoelectric chip are formed preliminary precast construction, and this preliminary precast construction has the structure that photoelectric chip and control chip are connected;
Should be preliminary precast construction form the base material syndeton, this base material syndeton has the structure that preliminary precast construction is connected with base material with the headroom face of control chip; And
Be set to the outside filling encapsulating structure that transparent material constitutes,, and be located on this base material and this photoelectric chip, cover this photoelectric chip and control chip so that can appear or penetrate light source;
Wherein this base material has internal circuit.
2. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This base material is the structure that multilayer material coincides.
3. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This photoelectric chip is light-emitting diode or optical sensor.
4. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This outside filling encapsulating structure is constituted by polymer composite.
5. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This outside filling encapsulating structure has the fluorescent material that is distributed in wherein.
6. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 5 is characterized in that:
This fluorescent material is the mixing of gold-tinted fluorescent material or green light fluorescent powder or aforementioned two kinds of fluorescent material.
7. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This base material is constituted by the copper foil circuit panel material.
8. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This outside filling encapsulating structure has the reflection box of being located at the edge.
9. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This outside filling encapsulating structure has surface treatments.
10. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 9 is characterized in that:
The surface treatment of this outside filling encapsulating structure is for being provided with grating or filter coating.
11. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This photoelectric chip is a plurality of.
12. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 11 is characterized in that:
This plural number photoelectric chip and be rectangular or totem pole.
13. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 11 is characterized in that:
It is white light that this plural number photoelectric chip blendes together light.
14. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 11 is characterized in that:
This base material has the external circuits interface, is arranged on a side of this base material or a plurality of predetermined side or the reverse side of base material and is connected with this internal circuit.
15. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that further comprising a step:
Before this outside filling encapsulating structure is set, this control chip or this photoelectric chip are connected with the internal circuit of this base material by metal wire.
16. the manufacture method with photoelectric chip encapsulating structure of control chip as claimed in claim 1 is characterized in that:
This control chip or this photoelectric chip adopt the eutectic structure of metal to metal to be connected with the internal circuit of this base material.
CNB2005100708938A 2005-05-20 2005-05-20 Manufacture method with photoelectric chip encapsulating structure of control chip Expired - Fee Related CN100547749C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005100708938A CN100547749C (en) 2005-05-20 2005-05-20 Manufacture method with photoelectric chip encapsulating structure of control chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005100708938A CN100547749C (en) 2005-05-20 2005-05-20 Manufacture method with photoelectric chip encapsulating structure of control chip

Publications (2)

Publication Number Publication Date
CN1866484A true CN1866484A (en) 2006-11-22
CN100547749C CN100547749C (en) 2009-10-07

Family

ID=37425457

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100708938A Expired - Fee Related CN100547749C (en) 2005-05-20 2005-05-20 Manufacture method with photoelectric chip encapsulating structure of control chip

Country Status (1)

Country Link
CN (1) CN100547749C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102005509B (en) * 2009-04-17 2013-06-05 深圳市中庆微科技开发有限公司 Light-emitting diode (LED) and manufacturing method thereof
CN106898602A (en) * 2017-04-28 2017-06-27 福建祥云光电科技有限公司 LED module BGA package fixed structures

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102005509B (en) * 2009-04-17 2013-06-05 深圳市中庆微科技开发有限公司 Light-emitting diode (LED) and manufacturing method thereof
CN106898602A (en) * 2017-04-28 2017-06-27 福建祥云光电科技有限公司 LED module BGA package fixed structures
CN106898602B (en) * 2017-04-28 2023-08-04 福建祥云光电科技有限公司 LED module BGA package fixing structure

Also Published As

Publication number Publication date
CN100547749C (en) 2009-10-07

Similar Documents

Publication Publication Date Title
CN100546058C (en) Power luminous diode packaging structure
CN101558501B (en) Lighting device and method of making same
CN101355126B (en) Super thin side-view light-emitting diode (led) package and fabrication method thereof
CN107086263B (en) Display device and its four sides are light-emitting LED
CN107665940A (en) Light-emitting device and its manufacture method
TW201351722A (en) A light emitting device with dark layer
CN104167412A (en) LED packaging structure and manufacturing method thereof
CN102130114A (en) Surface mounted device (SMD) type light emitting diode (LED) device for outdoor display screen and display module using SMD type LED device
CN102903824A (en) Light emitting diode package and method for manufacturing same
CN101030572A (en) Method for packing and producing light-emitting diodes
CN205406565U (en) Cspled
CN201129674Y (en) Power LED
CN101752352A (en) Light emitting diode package and production method thereof
US20070252167A1 (en) Surface mounting optoelectronic device
CN201893338U (en) LED (Light-Emitting Diode) packaging structure and LED light-emitting display module
CN1866484A (en) Method for manufacturing photoelectric chip packaging structure with control chip
CN203386808U (en) LED three-dimensional packaging structure
CN100372086C (en) Manufacturing method of photoelectric chip double-chip substrate packaging structure with control chip
CN2831439Y (en) Photoelectrical chip encapsulating structure with controlling chip
CN2864993Y (en) Photoelectric chip double-chip type base material packaging structure with control chip
CN103996676B (en) A kind of LED encapsulation structure
CN102005446A (en) Light-emitting diode (LED) packaging structure and LED luminescent display module
CN102593321B (en) The method for packing of LED, LED encapsulation structure and display screen
CN201893373U (en) LED (Light-Emitting Diode) packaging structure and LED light-emitting display module
CN209087898U (en) High-air-tightness LED support, LED and light emitting device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20091007

Termination date: 20120520