CN1327510C - 单供电电平变换器 - Google Patents
单供电电平变换器 Download PDFInfo
- Publication number
- CN1327510C CN1327510C CNB2004100949037A CN200410094903A CN1327510C CN 1327510 C CN1327510 C CN 1327510C CN B2004100949037 A CNB2004100949037 A CN B2004100949037A CN 200410094903 A CN200410094903 A CN 200410094903A CN 1327510 C CN1327510 C CN 1327510C
- Authority
- CN
- China
- Prior art keywords
- buffer
- voltage
- circuit
- power
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/720,466 US7119578B2 (en) | 2003-11-24 | 2003-11-24 | Single supply level converter |
US10/720,466 | 2003-11-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1627500A CN1627500A (zh) | 2005-06-15 |
CN1327510C true CN1327510C (zh) | 2007-07-18 |
Family
ID=34591557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100949037A Active CN1327510C (zh) | 2003-11-24 | 2004-11-18 | 单供电电平变换器 |
Country Status (3)
Country | Link |
---|---|
US (2) | US7119578B2 (zh) |
JP (1) | JP3965179B2 (zh) |
CN (1) | CN1327510C (zh) |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005044173A1 (en) * | 2003-10-27 | 2005-05-19 | Oriel Therapeutics, Inc. | Blister packages and associated methods of fabricating dry powder drug containment systems |
US7111266B2 (en) * | 2003-11-24 | 2006-09-19 | International Business Machines Corp. | Multiple voltage integrated circuit and design method therefor |
JP4562456B2 (ja) * | 2004-08-20 | 2010-10-13 | パナソニック株式会社 | 半導体集積回路 |
JP4241657B2 (ja) * | 2005-04-14 | 2009-03-18 | セイコーエプソン株式会社 | 半導体集積回路 |
JP2007109983A (ja) * | 2005-10-14 | 2007-04-26 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置、電子機器及び半導体集積回路装置の製造方法 |
KR100788356B1 (ko) * | 2006-10-26 | 2008-01-02 | 동부일렉트로닉스 주식회사 | 전압차가 큰 레벨 변환이 가능한 단일 전원 레벨 변환기 |
US7583126B2 (en) * | 2007-05-24 | 2009-09-01 | Nvidia Corporation | Apparatus and method for preventing current leakage when a low voltage domain is powered down |
US7948292B1 (en) * | 2007-09-28 | 2011-05-24 | Ati Technologies Ulc | Method and apparatus for buffering signals in voltage domains |
TWI445150B (zh) * | 2007-11-15 | 2014-07-11 | Realtek Semiconductor Corp | 電源供應網之規劃方法 |
JP2009182123A (ja) * | 2008-01-30 | 2009-08-13 | Toshiba Corp | 半導体装置 |
EP2241009B1 (en) * | 2008-02-06 | 2014-01-22 | Synopsys, Inc. | Low-swing cmos input circuit |
US7671629B2 (en) * | 2008-04-08 | 2010-03-02 | Freescale Semiconductor, Inc. | Single-supply, single-ended level conversion circuit for an integrated circuit having multiple power supply domains |
US7777522B2 (en) * | 2008-07-31 | 2010-08-17 | Freescale Semiconductor, Inc. | Clocked single power supply level shifter |
US7880526B2 (en) * | 2008-08-11 | 2011-02-01 | Infineon Technologies Ag | Level Shifter, standard cell, system and method for level shifting |
KR101058865B1 (ko) * | 2008-12-24 | 2011-08-23 | 포항공과대학교 산학협력단 | 다중 전원 전압 시스템을 위한 단일 전원 전압 패스 게이트레벨 변환기 |
KR20110011988A (ko) * | 2009-07-29 | 2011-02-09 | 삼성전자주식회사 | 레벨 시프터 및 이를 이용한 표시 장치 |
KR101116285B1 (ko) * | 2009-10-29 | 2012-03-14 | 한양대학교 산학협력단 | 전압 레벨 변환기 및 그를 포함한 전압 레벨 변환 장치 |
JP2011151719A (ja) * | 2010-01-25 | 2011-08-04 | Renesas Electronics Corp | レベルシフト回路 |
JP2012029256A (ja) | 2010-07-28 | 2012-02-09 | Toshiba Corp | 入力回路及び半導体記憶装置 |
US8373446B2 (en) * | 2010-12-28 | 2013-02-12 | Texas Instruments Incorporated | Power supply detection circuit |
TWI455484B (zh) * | 2011-01-05 | 2014-10-01 | Via Tech Inc | 電位轉換電路 |
JP2013042362A (ja) * | 2011-08-16 | 2013-02-28 | Toshiba Corp | Cmos論理回路 |
CN103618543A (zh) * | 2013-11-25 | 2014-03-05 | 苏州贝克微电子有限公司 | 一种ttl电平输入的高速cmos缓冲器 |
US9225333B2 (en) * | 2014-02-21 | 2015-12-29 | Texas Instruments Incorporated | Single supply level shifter with improved rise time and reduced leakage |
US10666259B1 (en) * | 2018-12-21 | 2020-05-26 | Intel Corporation | Current steering level-shifter |
US10447269B1 (en) | 2019-05-08 | 2019-10-15 | Nxp B.V. | Level shifter |
US10742215B1 (en) | 2019-05-20 | 2020-08-11 | Nxp B.V. | Circuit to support multiple voltage level input/output |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0125733A1 (en) * | 1983-05-13 | 1984-11-21 | Koninklijke Philips Electronics N.V. | Complementary IGFET circuit arrangement |
US4786830A (en) * | 1986-06-25 | 1988-11-22 | U.S. Philips Corporation | CMOS input buffer circuit for TTL signals |
US5304867A (en) * | 1991-12-12 | 1994-04-19 | At&T Bell Laboratories | CMOS input buffer with high speed and low power |
CN1241782A (zh) * | 1998-03-09 | 2000-01-19 | 西门子公司 | 降低输入电压/降低输出电压的三态缓冲器及其方法 |
CN1353454A (zh) * | 2000-11-15 | 2002-06-12 | 国际商业机器公司 | 半导体芯片设计方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5916416A (ja) | 1982-07-20 | 1984-01-27 | Citizen Watch Co Ltd | 電圧レベルアジヤスタ |
US4501978A (en) | 1982-11-24 | 1985-02-26 | Rca Corporation | Level shift interface circuit |
US4956567A (en) | 1989-02-13 | 1990-09-11 | Texas Instruments Incorporated | Temperature compensated bias circuit |
JPH03190422A (ja) | 1989-12-20 | 1991-08-20 | Seiko Instr Inc | 入力回路 |
JP3071911B2 (ja) | 1991-11-29 | 2000-07-31 | 株式会社東芝 | Cmos型入力回路 |
US5378943A (en) | 1993-04-20 | 1995-01-03 | International Business Machines Corporation | Low power interface circuit |
US5594368A (en) | 1995-04-19 | 1997-01-14 | Kabushiki Kaisha Toshiba | Low power combinational logic circuit |
JP2002300024A (ja) | 2001-03-29 | 2002-10-11 | Sony Corp | 昇圧回路 |
JP2004112310A (ja) | 2002-09-18 | 2004-04-08 | Nec Yamagata Ltd | トランジスタ回路 |
-
2003
- 2003-11-24 US US10/720,466 patent/US7119578B2/en not_active Expired - Lifetime
-
2004
- 2004-11-18 CN CNB2004100949037A patent/CN1327510C/zh active Active
- 2004-11-19 JP JP2004335488A patent/JP3965179B2/ja not_active Expired - Fee Related
-
2006
- 2006-08-23 US US11/466,754 patent/US7336100B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0125733A1 (en) * | 1983-05-13 | 1984-11-21 | Koninklijke Philips Electronics N.V. | Complementary IGFET circuit arrangement |
US4786830A (en) * | 1986-06-25 | 1988-11-22 | U.S. Philips Corporation | CMOS input buffer circuit for TTL signals |
US5304867A (en) * | 1991-12-12 | 1994-04-19 | At&T Bell Laboratories | CMOS input buffer with high speed and low power |
CN1241782A (zh) * | 1998-03-09 | 2000-01-19 | 西门子公司 | 降低输入电压/降低输出电压的三态缓冲器及其方法 |
CN1353454A (zh) * | 2000-11-15 | 2002-06-12 | 国际商业机器公司 | 半导体芯片设计方法 |
Also Published As
Publication number | Publication date |
---|---|
US7119578B2 (en) | 2006-10-10 |
US20060279334A1 (en) | 2006-12-14 |
US20050110519A1 (en) | 2005-05-26 |
JP3965179B2 (ja) | 2007-08-29 |
CN1627500A (zh) | 2005-06-15 |
JP2005160073A (ja) | 2005-06-16 |
US7336100B2 (en) | 2008-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1327510C (zh) | 单供电电平变换器 | |
US6297674B1 (en) | Semiconductor integrated circuit for low power and high speed operation | |
KR101600947B1 (ko) | 전력 도메인들 간의 데이터 트랜스퍼 | |
US7230477B2 (en) | Semiconductor integrated circuit device | |
US5289021A (en) | Basic cell architecture for mask programmable gate array with 3 or more size transistors | |
US7432734B2 (en) | Versatile logic element and logic array block | |
US7603634B2 (en) | Various methods and apparatuses to preserve a logic state for a volatile latch circuit | |
US7352212B2 (en) | Opposite-phase scheme for peak current reduction | |
US6717453B2 (en) | Level shift circuit having at least two separate signal paths | |
US8627252B2 (en) | Method for selectively implementing low threshold voltage transistors in digital logic designs | |
JPS63299513A (ja) | 出力回路 | |
US7902861B2 (en) | Adiabatic CMOS design | |
US6590423B1 (en) | Digital circuits exhibiting reduced power consumption | |
JPH0529551A (ja) | 半導体集積回路 | |
US4958092A (en) | Integrated circuit device having row structure with clock driver at end of each row | |
US20100171523A1 (en) | Semiconductor integrated circuit device | |
US4593205A (en) | Macrocell array having an on-chip clock generator | |
CN110928356A (zh) | 全摆幅电压转换电路及应用其的运算单元、芯片、算力板和计算设备 | |
Lee et al. | Simultaneous state, Vt and Tox assignment for total standby power minimization | |
CN104836570A (zh) | 一种基于晶体管级的与/异或门电路 | |
US20010039640A1 (en) | Method and apparatus for wiring integrated circuits with multiple power buses based on performance | |
US6310493B1 (en) | Semiconductor integrated circuit | |
US5585759A (en) | Input buffer of semiconductor integrated circuit | |
Luz et al. | GDI Technique for Low-Power Design: Basics and Benefits of GDI in Reducing Power Consumption | |
US7185307B2 (en) | Method of fabricating and integrated circuit through utilizing metal layers to program randomly positioned basic units |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171121 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171121 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20201221 Address after: California, USA Patentee after: Lattice chip (USA) integrated circuit technology Co.,Ltd. Address before: Grand Cayman Islands Patentee before: GLOBALFOUNDRIES INC. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210329 Address after: No.1, Duhang 1st Road, Hsinchu City, Hsinchu Science Park, Taiwan, China Patentee after: MEDIATEK Inc. Address before: California, USA Patentee before: Lattice chip (USA) integrated circuit technology Co.,Ltd. |
|
TR01 | Transfer of patent right |