CN1199117C - 信源同步及公共时钟协议中的数据传输 - Google Patents

信源同步及公共时钟协议中的数据传输 Download PDF

Info

Publication number
CN1199117C
CN1199117C CNB998021520A CN99802152A CN1199117C CN 1199117 C CN1199117 C CN 1199117C CN B998021520 A CNB998021520 A CN B998021520A CN 99802152 A CN99802152 A CN 99802152A CN 1199117 C CN1199117 C CN 1199117C
Authority
CN
China
Prior art keywords
data
bus
agent
strobe
rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB998021520A
Other languages
English (en)
Chinese (zh)
Other versions
CN1288544A (zh
Inventor
P·D·麦威廉斯
W·S·吴
D·K·萨姆帕斯
B·A·普拉萨德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN1288544A publication Critical patent/CN1288544A/zh
Application granted granted Critical
Publication of CN1199117C publication Critical patent/CN1199117C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
CNB998021520A 1998-01-13 1999-01-05 信源同步及公共时钟协议中的数据传输 Expired - Fee Related CN1199117C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/006,322 1998-01-13
US09/006322 1998-01-13
US09/006,322 US6336159B1 (en) 1997-06-25 1998-01-13 Method and apparatus for transferring data in source-synchronous protocol and transferring signals in common clock protocol in multiple agent processing system

Publications (2)

Publication Number Publication Date
CN1288544A CN1288544A (zh) 2001-03-21
CN1199117C true CN1199117C (zh) 2005-04-27

Family

ID=21720327

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB998021520A Expired - Fee Related CN1199117C (zh) 1998-01-13 1999-01-05 信源同步及公共时钟协议中的数据传输

Country Status (7)

Country Link
US (2) US6336159B1 (enExample)
EP (1) EP1046111B1 (enExample)
JP (1) JP4598270B2 (enExample)
CN (1) CN1199117C (enExample)
AU (1) AU2026999A (enExample)
DE (1) DE69916993T2 (enExample)
WO (1) WO1999036858A1 (enExample)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6336159B1 (en) * 1997-06-25 2002-01-01 Intel Corporation Method and apparatus for transferring data in source-synchronous protocol and transferring signals in common clock protocol in multiple agent processing system
US6418478B1 (en) * 1997-10-30 2002-07-09 Commvault Systems, Inc. Pipelined high speed data transfer mechanism
US7581077B2 (en) 1997-10-30 2009-08-25 Commvault Systems, Inc. Method and system for transferring data in a storage operation
US6665807B1 (en) 1998-09-04 2003-12-16 Hitachi, Ltd. Information processing apparatus
JP3592547B2 (ja) 1998-09-04 2004-11-24 株式会社ルネサステクノロジ 情報処理装置および信号転送方法
KR100447051B1 (ko) * 1999-05-31 2004-09-04 미쓰비시덴키 가부시키가이샤 데이터 전송방식
DE19960859A1 (de) * 1999-12-16 2001-07-05 Trw Automotive Electron & Comp Entkopplungseinheit für Bussysteme
US6609171B1 (en) 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US6757763B1 (en) * 2000-04-07 2004-06-29 Infineon Technologies North America Corpration Universal serial bus interfacing using FIFO buffers
US6965648B1 (en) * 2000-05-04 2005-11-15 Sun Microsystems, Inc. Source synchronous link integrity validation
US6678767B1 (en) * 2000-10-06 2004-01-13 Broadcom Corp Bus sampling on one edge of a clock signal and driving on another edge
US6715094B2 (en) * 2000-12-20 2004-03-30 Intel Corporation Mult-mode I/O interface for synchronizing selected control patterns into control clock domain to obtain interface control signals to be transmitted to I/O buffers
US6742160B2 (en) 2001-02-14 2004-05-25 Intel Corporation Checkerboard parity techniques for a multi-pumped bus
US6711652B2 (en) * 2001-06-21 2004-03-23 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that provides precise notification of remote deallocation of modified data
US7006527B1 (en) * 2001-10-12 2006-02-28 Cypress Semiconductor Corp. Multistage pipeline bit conversion
US7085889B2 (en) 2002-03-22 2006-08-01 Intel Corporation Use of a context identifier in a cache memory
US7139308B2 (en) * 2002-04-05 2006-11-21 Sun Microsystems, Inc. Source synchronous bus repeater
US20030217301A1 (en) * 2002-05-16 2003-11-20 Levy Paul S. Method and apparatus for transmitting side-band data within a source synchronous clock signal
TWI282513B (en) * 2002-06-12 2007-06-11 Mediatek Inc A pre-fetch device of instruction for an embedded system
KR100437454B1 (ko) * 2002-07-30 2004-06-23 삼성전자주식회사 소오스 싱크로너스 전송 방식을 이용한 비동기 메모리 및그것을 포함한 시스템
GB2409553B (en) 2002-09-16 2007-04-04 Commvault Systems Inc System and method for optimizing storage operations
US7280589B2 (en) * 2003-07-24 2007-10-09 Sun Microsystems, Inc. Source synchronous I/O bus retimer
GB2425199B (en) * 2003-11-13 2007-08-15 Commvault Systems Inc System and method for combining data streams in pipelined storage operations in a storage network
US7543094B2 (en) * 2005-07-05 2009-06-02 Via Technologies, Inc. Target readiness protocol for contiguous write
US7386750B2 (en) * 2005-07-15 2008-06-10 Hewlett-Packard Development Company, L.P. Reduced bus turnaround time in a multiprocessor architecture
JP4570532B2 (ja) * 2005-08-02 2010-10-27 パナソニック株式会社 動き検出装置、動き検出方法、集積回路およびプログラム
US7444448B2 (en) * 2005-08-03 2008-10-28 Via Technologies, Inc. Data bus mechanism for dynamic source synchronized sampling adjust
US7856571B2 (en) * 2007-01-22 2010-12-21 Hewlett-Packard Development Company, L.P. Method and system for communication employing dual slew rates
US7924142B2 (en) 2008-06-30 2011-04-12 Kimberly-Clark Worldwide, Inc. Patterned self-warming wipe substrates
EP2341445B1 (en) * 2009-12-30 2017-09-06 Intel Deutschland GmbH Method for high speed data transfer
JP5423483B2 (ja) * 2010-03-04 2014-02-19 株式会社リコー データ転送制御装置
JP5573476B2 (ja) * 2010-08-09 2014-08-20 日本電気株式会社 被制御装置、被制御方法、制御装置、及び、制御システム
US9087163B2 (en) * 2012-07-11 2015-07-21 Silicon Image, Inc. Transmission of multiple protocol data elements via an interface utilizing a data tunnel
CN104375965B (zh) * 2013-08-15 2017-09-15 竣阳国际开发股份有限公司 多工具机操作系统
TWI509418B (zh) * 2014-06-30 2015-11-21 Chant Sincere Co Ltd 資料轉換系統與及其控制方法
US9898213B2 (en) 2015-01-23 2018-02-20 Commvault Systems, Inc. Scalable auxiliary copy processing using media agent resources
US9904481B2 (en) 2015-01-23 2018-02-27 Commvault Systems, Inc. Scalable auxiliary copy processing in a storage management system using media agent resources
US11010261B2 (en) 2017-03-31 2021-05-18 Commvault Systems, Inc. Dynamically allocating streams during restoration of data
US10592121B2 (en) 2017-09-14 2020-03-17 Samsung Electronics Co., Ltd. Quasi-synchronous protocol for large bandwidth memory systems
CN110389919B (zh) * 2019-07-04 2021-03-19 苏州浪潮智能科技有限公司 基于risc-v处理器的异步收发传输器外设及系统
CN111708312B (zh) * 2020-04-28 2021-11-09 北京骥远自动化技术有限公司 一种高可靠数据传输plc系统及其数据传输方法

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4353128A (en) 1980-06-19 1982-10-05 Bell Telephone Laboratories, Incorporated Synchronous/asynchronous data communication arrangement
DE3213345C2 (de) * 1982-04-08 1984-11-22 Siemens Ag, 1000 Berlin Und 8000 Muenchen Datenübertragungseinrichtung zwischen zwei asynchron gesteuerten Datenverarbeitungssystemen
EP0262413B1 (en) * 1986-09-04 1992-07-22 Fujitsu Limited Memory device employing address multiplexing
JPS63111561A (ja) * 1986-10-29 1988-05-16 Hitachi Ltd マイクロコンピユ−タのバスサイクル制御回路
US4908823A (en) 1988-01-29 1990-03-13 Hewlett-Packard Company Hybrid communications link adapter incorporating input/output and data communications technology
JP2570845B2 (ja) * 1988-05-27 1997-01-16 セイコーエプソン株式会社 情報処理装置
JPH0387909A (ja) * 1989-05-10 1991-04-12 Seiko Epson Corp 情報処理装置およびマイクロプロセッサ
US5842029A (en) * 1991-10-17 1998-11-24 Intel Corporation Method and apparatus for powering down an integrated circuit transparently and its phase locked loop
US5640599A (en) * 1991-12-30 1997-06-17 Apple Computer, Inc. Interconnect system initiating data transfer over launch bus at source's clock speed and transfering data over data path at receiver's clock speed
US5325516A (en) * 1992-03-09 1994-06-28 Chips And Technologies Inc. Processor system with dual clock
US5280587A (en) * 1992-03-31 1994-01-18 Vlsi Technology, Inc. Computer system in which a bus controller varies data transfer rate over a bus based on a value of a subset of address bits and on a stored value
US5359232A (en) * 1992-05-08 1994-10-25 Cyrix Corporation Clock multiplication circuit and method
US5392422A (en) * 1992-06-26 1995-02-21 Sun Microsystems, Inc. Source synchronized metastable free bus
JPH06214950A (ja) * 1993-01-21 1994-08-05 Hitachi Ltd 情報処理装置用バス
JP3608804B2 (ja) * 1993-05-14 2005-01-12 株式会社ソニー・コンピュータエンタテインメント バス制御装置
JPH0844665A (ja) 1994-07-14 1996-02-16 Fujitsu Ltd 複数のデータ転送サイズ及びプロトコルをサポートするバス
TW358907B (en) * 1994-11-22 1999-05-21 Monolithic System Tech Inc A computer system and a method of using a DRAM array as a next level cache memory
US5754825A (en) 1995-05-19 1998-05-19 Compaq Computer Corporation Lower address line prediction and substitution
KR0164395B1 (ko) * 1995-09-11 1999-02-18 김광호 반도체 메모리 장치와 그 리이드 및 라이트 방법
US5727171A (en) * 1995-11-16 1998-03-10 International Business Machines Corporation Method and apparatus for allowing multi-speed synchronous communications between a processor and both slow and fast computing devices
US5893135A (en) * 1995-12-27 1999-04-06 Intel Corporation Flash memory array with two interfaces for responding to RAS and CAS signals
US5826067A (en) * 1996-09-06 1998-10-20 Intel Corporation Method and apparatus for preventing logic glitches in a 2/n clocking scheme
US5802356A (en) 1996-11-13 1998-09-01 Integrated Device Technology, Inc. Configurable drive clock
JPH10178463A (ja) * 1996-12-18 1998-06-30 Canon Inc 通信回線、通信速度制御方法およびカメラシステム
US5809291A (en) * 1997-02-19 1998-09-15 International Business Machines Corp. Interoperable 33 MHz and 66 MHz devices on the same PCI bus
US5901304A (en) * 1997-03-13 1999-05-04 International Business Machines Corporation Emulating quasi-synchronous DRAM with asynchronous DRAM
US5919254A (en) * 1997-06-25 1999-07-06 Intel Corporation Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system
US6336159B1 (en) * 1997-06-25 2002-01-01 Intel Corporation Method and apparatus for transferring data in source-synchronous protocol and transferring signals in common clock protocol in multiple agent processing system
US5905391A (en) * 1997-07-14 1999-05-18 Intel Corporation Master-slave delay locked loop for accurate delay or non-periodic signals
US5978869A (en) * 1997-07-21 1999-11-02 International Business Machines Corporation Enhanced dual speed bus computer system
US6108736A (en) * 1997-09-22 2000-08-22 Intel Corporation System and method of flow control for a high speed bus
US5964856A (en) * 1997-09-30 1999-10-12 Intel Corporation Mechanism for data strobe pre-driving during master changeover on a parallel bus
US6092156A (en) * 1997-11-05 2000-07-18 Unisys Corporation System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
KR100255664B1 (ko) * 1997-12-29 2000-05-01 윤종용 반도체 집적회로의 클락 포워딩 회로 및 클락포워딩 방법

Also Published As

Publication number Publication date
EP1046111A1 (en) 2000-10-25
US6598103B2 (en) 2003-07-22
EP1046111A4 (en) 2002-01-23
JP2002509315A (ja) 2002-03-26
CN1288544A (zh) 2001-03-21
WO1999036858A1 (en) 1999-07-22
AU2026999A (en) 1999-08-02
US6336159B1 (en) 2002-01-01
DE69916993D1 (de) 2004-06-09
US20020065967A1 (en) 2002-05-30
DE69916993T2 (de) 2005-04-21
JP4598270B2 (ja) 2010-12-15
EP1046111B1 (en) 2004-05-06

Similar Documents

Publication Publication Date Title
CN1199117C (zh) 信源同步及公共时钟协议中的数据传输
EP1032880B1 (en) Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple agent processing system
US6405271B1 (en) Data flow control mechanism for a bus supporting two-and three-agent transactions
CN1815463B (zh) 四重抽吸总线体系结构和协议
EP0422103B1 (en) I/o bus to system bus interface
US6330630B1 (en) Computer system having improved data transfer across a bus bridge
US6449677B1 (en) Method and apparatus for multiplexing and demultiplexing addresses of registered peripheral interconnect apparatus
CN103988184B (zh) 元比特在系统存储器内的高效存储
KR100263633B1 (ko) 각종프로세서와버스프로토콜에적용가능한범용구조를제공하는컴퓨터시스템
CN87107293A (zh) 用于数字数据处理器的总线接口电路
CN1118029C (zh) 用于高速总线的流控制的系统和方法
CN1265301C (zh) 控制计算机系统内自适应多路复用地址和数据总线的方法与设备
US6108735A (en) Method and apparatus for responding to unclaimed bus transactions
US5964856A (en) Mechanism for data strobe pre-driving during master changeover on a parallel bus
US5923857A (en) Method and apparatus for ordering writeback data transfers on a bus
EP1306766B1 (en) Method and apparatus for providing address parity checking for multiple overlapping address spaces on a shared bus
US6269360B1 (en) Optimization of ordered stores on a pipelined bus via self-initiated retry
US6377581B1 (en) Optimized CPU-memory high bandwidth multibus structure simultaneously supporting design reusable blocks
CN1415094A (zh) 在计算机部件之间设置改进接口的方法与装置
CN101044459A (zh) 在具有混合体系结构的系统中使用原子操作来修改信息单元的方法和装置
HK1031442B (en) Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple agent processing system
US20020166039A1 (en) Method and apparatus for supporting multiple overlapping address spaces on a shared bus
CN1881193A (zh) 连续写入的目的端就绪协定
WO1998010350A1 (en) A data flow control mechanism for a bus supporting two-and three-agent transactions

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050427

Termination date: 20130105

CF01 Termination of patent right due to non-payment of annual fee