CN118160086A - 半导体装置和半导体装置的制造方法 - Google Patents

半导体装置和半导体装置的制造方法 Download PDF

Info

Publication number
CN118160086A
CN118160086A CN202280065664.9A CN202280065664A CN118160086A CN 118160086 A CN118160086 A CN 118160086A CN 202280065664 A CN202280065664 A CN 202280065664A CN 118160086 A CN118160086 A CN 118160086A
Authority
CN
China
Prior art keywords
resin
wiring
front surface
layer
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202280065664.9A
Other languages
English (en)
Chinese (zh)
Inventor
佐野直幸
新开宽之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Publication of CN118160086A publication Critical patent/CN118160086A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00Grinding, lapping or polishing of wafers, substrates or parts of devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65Shapes or dispositions of interconnections
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • H10W74/014Manufacture or treatment using batch processing
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • H10W74/019Manufacture or treatment using temporary auxiliary substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/141Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being on at least the sidewalls of the semiconductor body
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/40Encapsulations, e.g. protective coatings characterised by their materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
CN202280065664.9A 2021-10-01 2022-09-27 半导体装置和半导体装置的制造方法 Pending CN118160086A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2021162803 2021-10-01
JP2021-162803 2021-10-01
PCT/JP2022/036006 WO2023054389A1 (ja) 2021-10-01 2022-09-27 半導体装置および半導体装置の製造方法

Publications (1)

Publication Number Publication Date
CN118160086A true CN118160086A (zh) 2024-06-07

Family

ID=85782765

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202280065664.9A Pending CN118160086A (zh) 2021-10-01 2022-09-27 半导体装置和半导体装置的制造方法

Country Status (5)

Country Link
US (1) US20240234233A1 (https=)
JP (1) JPWO2023054389A1 (https=)
CN (1) CN118160086A (https=)
DE (1) DE112022004729T5 (https=)
WO (1) WO2023054389A1 (https=)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3608542B2 (ja) * 2001-10-22 2005-01-12 セイコーエプソン株式会社 半導体装置の製造方法
JP7179526B2 (ja) * 2018-08-10 2022-11-29 ローム株式会社 半導体装置および半導体装置の製造方法
JP2021086848A (ja) * 2019-11-25 2021-06-03 ローム株式会社 半導体装置

Also Published As

Publication number Publication date
US20240234233A1 (en) 2024-07-11
WO2023054389A1 (ja) 2023-04-06
DE112022004729T5 (de) 2024-07-11
JPWO2023054389A1 (https=) 2023-04-06

Similar Documents

Publication Publication Date Title
US11616009B2 (en) Method of manufacturing semiconductor device with internal and external electrode
US8916976B2 (en) Semiconductor device and method of manufacturing the same
JP4093818B2 (ja) 半導体装置の製造方法
US20040136123A1 (en) Circuit devices and method for manufacturing the same
US7053492B2 (en) Circuit device and method of manufacturing the same
JP2020027850A (ja) 半導体装置および半導体装置の製造方法
US20040124516A1 (en) Circuit device, circuit module, and method for manufacturing circuit device
CN111613586B (zh) 电子装置及电子装置的制造方法
JP3850967B2 (ja) 半導体パッケージ用基板及びその製造方法
US6734554B2 (en) Semiconductor wafer with bumps of uniform height
US11869844B2 (en) Semiconductor device
CN118160086A (zh) 半导体装置和半导体装置的制造方法
WO1999009592A1 (en) Flip-chip semiconductor package and method for manufacturing the same
US10930615B2 (en) Semiconductor device and method of manufacturing semiconductor device
US12610836B2 (en) Semiconductor device
US12500129B2 (en) Semiconductor device and method of manufacturing semiconductor device
JP7416607B2 (ja) 半導体装置
US20240297107A1 (en) Semiconductor device
JP2023053641A (ja) 半導体装置および半導体装置の製造方法
KR20240022010A (ko) 반도체 패키지 및 반도체 패키지의 제조 방법
JP2021106177A (ja) 半導体装置

Legal Events

Date Code Title Description
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination