CN1151554C - Semiconductor device, making method and composition type semiconductor device - Google Patents

Semiconductor device, making method and composition type semiconductor device Download PDF

Info

Publication number
CN1151554C
CN1151554C CNB971102023A CN97110202A CN1151554C CN 1151554 C CN1151554 C CN 1151554C CN B971102023 A CNB971102023 A CN B971102023A CN 97110202 A CN97110202 A CN 97110202A CN 1151554 C CN1151554 C CN 1151554C
Authority
CN
China
Prior art keywords
lead
wire
semiconductor device
semiconductor element
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB971102023A
Other languages
Chinese (zh)
Other versions
CN1167339A (en
Inventor
大内伸仁
白石靖
河野博
山田悦夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Publication of CN1167339A publication Critical patent/CN1167339A/en
Application granted granted Critical
Publication of CN1151554C publication Critical patent/CN1151554C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404—Connecting portions
    • H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
    • H01L2224/40477—Connecting portions connected to auxiliary connecting means on the bonding areas being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/40479—Connecting portions connected to auxiliary connecting means on the bonding areas being a pre-ball (i.e. a ball formed by capillary bonding) on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4099—Auxiliary members for strap connectors, e.g. flow-barriers, spacers
    • H01L2224/40991—Auxiliary members for strap connectors, e.g. flow-barriers, spacers being formed on the semiconductor or solid-state body to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4099—Auxiliary members for strap connectors, e.g. flow-barriers, spacers
    • H01L2224/40991—Auxiliary members for strap connectors, e.g. flow-barriers, spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/40993—Alignment aids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01076—Osmium [Os]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

A resin sealing type semiconductor device, a manufacturing method thereof and a packaging structure thereof are capable of downsizing the semiconductor device and attaining high-density packaging. For this, the resin sealing type semiconductor device with leads exposed in an outer surface, is provided with spot leads adhered to a circuit forming surface of a semiconductor element with an insulating adhesive tape interposed therebetween, each independently regularly arrayed, and exposed to outside with the semiconductor element disposed inside.

Description

Semiconductor device, its manufacture method and composition type semiconductor device
Technical field
The present invention relates to resin-encapsulated semiconductor device, its manufacture method with and encapsulating structure.
Background technology
In recent years,, required to do the resin-encapsulated semiconductor device that is installed in the described card thinlyyer along with the quick progress of IC-card and storage card.Respond this demand, proposed many method of described semiconductor device attenuate.
One in these suggestions relates to a kind of like this structure, and wherein, as disclosed in Japanese patent application 6-273262 number, the upper surface of chip carrier and the lower surface of semiconductor element expose to the open air.According to this structure, can adjust to about 0.5 millimeter to the gross thickness of encapsulation.
In addition, openly announce in 5-309983 number (Japanese patent application 4-119133 number) as Japan Patent disclosed, by lead-in wire being curved the L shaped technology that realizes reducing package area.
But, in the molding semiconductor device of above-mentioned prior art, even the encapsulation attenuation, package area does not still become.In other words, it is very long that lead-in wire reaches the moulded resin outside, and therefore, the package area on printed circuit board (PCB) is compared big significantly with the area of semiconductor element.For realizing high-density packages, this structure is not enough.
Summary of the invention
The objective of the invention is to reduce the size of resin-encapsulated semiconductor device and realize high-density packages, and eliminate the problems referred to above.
The invention provides a kind of semiconductor device, it is characterized in that comprising: the semiconductor element that forms semiconductor circuit; Comprise the insulating barrier that is arranged on the lip-deep insulating cement adhesive tape that forms with described semiconductor circuit; Be fixed on a plurality of somes lead-in wire on the above-mentioned insulating cement adhesive tape, their each comfortablely be independently on electric and be arranged in regularly on the described insulating barrier that their surface is exposed to the open air externally; At least the moulded resin part that on the side of described insulating barrier and described semiconductor element, forms; The metal bump thing, it is arranged on described some lead-in wire and the part between the surface that described semiconductor circuit forms, that do not possess described insulating barrier, is used to realize the electrical connection of semiconductor chip and some lead-in wire.
Preferably, the surface of exposing to the open air at least externally of described some lead-in wire is coated with the coat of metal.
The support part is set on described insulating barrier, this support sector divide comprise with the identical member of described some lead-in wire, but be independent of described some lead-in wire.Wherein, can make described some lead-in wire and described support partly independently of one another by the lead frame that cut-out forms from the continuity of described some lead-in wire.
Described some lead-in wire comprise extend lead-in wire and on electric by being connected to described semiconductor element at the front end of described extension lead-in wire or the described metal bump thing of mid portion.
The present invention also provides a kind of method of making resin-encapsulated semiconductor device, described semiconductor device comprises semiconductor element, insulating barrier, some lead-in wire, metal bump thing and moulded resin part, described method may further comprise the steps successively: the step of preparation lead frame, described lead frame comprise the support of frame member, partition member, connection partition member and a plurality of lead-in wires that extend internally from partition member; Front end plating coating at described a plurality of lead-in wires; Carry out shrink fit, lead-in wire is adhered on the adhesive tape; With the noncontact part between lead-in wire and the adhesive tape, promptly the part between partition member and the lead-in wire front end thrusts, and forms the outside link of lead-in wire; Semiconductor element is adhered to the another side of adhesive tape; The metal bump thing is set in the zone that does not have adhesive tape realizes the electrical connection of semiconductor element and some lead-in wire; With moulded resin above-mentioned semiconductor device is sealed; It is characterized in that the described shrink fit of carrying out is further comprising the steps of with the step that lead-in wire adheres on the adhesive tape: (a) utilize the insulating cement adhesive tape to adhere on the described insulating barrier regularly and be independent of described point and go between, and (b) described a plurality of somes lead-in wires are separated with described lead frame to the part of the support in the lead frame.
Wherein, the described insulating cement adhesive tape that utilizes is the step that the part of the support in the lead frame adheres on the described insulating barrier regularly to utilize the insulating cement adhesive tape to adhere to a face with a plurality of some lead-in wires of the described insulating barrier in the lead frame regularly, and is independent of described some lead-in wire; With the another side that semiconductor element is adhered to described adhesive tape and with resin-sealed described semiconductor element; And described described a plurality of somes lead-in wire is comprised with the step that described lead frame separates: described a plurality of points are gone between separate with described lead frame, and the leading edge of described some lead-in wire is bent downwardly from the outside of the lateral parts of described semiconductor element to be become L shapedly, and on described some lead-in wire and part between the surface that described semiconductor circuit forms, that do not possess described insulating barrier the metal bump thing is set.
The present invention provides a kind of semiconductor device again, it is characterized in that comprising: the semiconductor element that forms semiconductor circuit, comprise the insulating barrier that is arranged on the lip-deep insulating cement adhesive tape that forms with described semiconductor circuit, independently and regularly be arranged in a plurality of somes lead-in wires on the described insulating barrier on electric separately, expose to the open air externally on the surface of described a plurality of some lead-in wires, and their front end extends into to L shaped from outer the facing down of the lateral parts of described semiconductor element, the metal bump thing, it is arranged on described some lead-in wire and between the surface that described semiconductor circuit forms, do not possess on the part of described insulating barrier, and form the moulded resin part in the side of described insulating barrier and described semiconductor element at least.
The invention provides a kind of method that encapsulates a plurality of semiconductor device, it is characterized in that may further comprise the steps: a plurality of semiconductor device with some L shaped lead-in wires are set with side by side relation, the upper surface of described lead-in wire semiconductor element from the moulded resin part exposes to the outside, simultaneously, their front end is from the outer extension that faces down of the lateral parts of this semiconductor element, and, described L shaped lead-in wire is connected to each other, and the coupling part of described L shaped lead-in wire is connected on same the dot pattern that is arranged on the terminal block.
The present invention also provides a kind of composition type semiconductor device, it is characterized in that comprising: a plurality of semiconductor device with some L shaped lead-in wires, the upper surface of described lead-in wire semiconductor element from the moulded resin part exposes to the outside, simultaneously, their front end is from the outer extension that faces down of the lateral parts of described semiconductor element, and wherein, described a plurality of semiconductor device dispose with aspectant relation, make described L shaped lead-in wire front end toward each other, and described L shaped lead-in wire is connected to each other; Wherein, in described a plurality of semiconductor device, each resin-encapsulated is respectively the moulded resin encapsulation, and, together fixed to one another with adhesive the lower surface of described resin-encapsulated.
The present invention also provides a kind of composition type semiconductor device, it is characterized in that comprising: a plurality of semiconductor device with some L shaped lead-in wires, the upper surface of described lead-in wire semiconductor element from the moulded resin part exposes to the outside, simultaneously, their front end is from the outer extension that faces down of the lateral parts of described semiconductor element, wherein, stacked by this way described a plurality of semiconductor device, make the front end of described L shaped lead-in wire arrange with mutually the same direction; In described a plurality of stacked semiconductor device, the front end of the described L shaped lead-in wire of described upper strata semiconductor device is connected to the sweep of the described L shaped lead-in wire of described lower floor semiconductor device; In described a plurality of semiconductor device, each resin-encapsulated is respectively the moulded resin encapsulation, and, utilize adhesive the lower surface of the resin-encapsulated of described upper strata semiconductor device to be fixed to the upper surface of the resin-encapsulated of described lower floor semiconductor device.
Based on this structure, just might reduce the size of molding semiconductor device and realize its high-density packages.Wherein with the application that not only relates to the metal bump thing that is connected of semiconductor element, and relate to the application of insulating cement adhesive tape, thereby eliminate the stress on the described metal bump thing that the difference by thermal expansion causes.Therefore, might avoid occurring following situation: owing to breaking of metal bump thing or the like degenerates electric property or descend.
The outer surface that exposes to the open air at described some lead-in wire is coated with the coat of metal.This coat of metal can be plated in the described outer surface facing surfaces that exposes to the open air on, that is, on the surface of semiconductor element one side, but should not be plated on the side of some this lines.More particularly, be formed on the contact portion on the described side, that have mold pressing resin part not plating coating, thereby might avoiding breaking of resin after the mold pressing.Can be under the situation of the position that needn't depend on very much the interface that is used for forming circuit, the form with array on semiconductor element forms described external cabling terminal (some lead-in wire).
Form described support part with this method of the present invention, and the structure that can reinforce described semiconductor device, thereby can obtain firm and highly reliable semiconductor device.Can utilize lead frame and form described some lead-in wire simultaneously and support part, therefore, the semiconductor device that obtains reinforcing on the structure with less processing step.
Because described support part and some lead-in wire form simultaneously, so can improve production line efficiency.After electroplating, utilize the insulating cement adhesive tape that described some lead-in wire is adhered to regularly, and its perforation (perforate) is stretched out.Therefore, the some lead-in wire is fixed on the mould cursor position, and has predetermined size.In addition, carried out metal plating in advance, therefore, backward even when the assembled semiconductor device, do not need re-plating.In addition, described semiconductor element is stably held on by adhesive tape, and, can obtain firm resin-encapsulated semiconductor device by means of described support part.
Like this, L shaped lead-in wire exposes to the open air in the outside along the side of semiconductor element, therefore, might improve and is used for described external cabling terminal is connected to the bond strength of the solder joint on the dot pattern of printed circuit board (PCB).
In the solution of the present invention, after being processed to form lead frame, do not carry out moulded resin and seal and form described some lead-in wire, form that described point goes between but after the moulded resin sealing step of the described semiconductor device of assembling, described this wire frame is carried out processed.Therefore, might make can high-density packages resin-encapsulated semiconductor device.And, can be connected to two L shaped lead-in wires together on the dot pattern of same printed substrate.
Top resin-encapsulated semiconductor device is layered on the following resin-encapsulated semiconductor device that is encapsulated on the described wiring board with being inverted, and the front end of the L shaped lead-in wire of each resin-encapsulated semiconductor device is connected.Because of the higher level may obtain highdensity encapsulation on described wiring board.
Utilize adhesive fixed to one another being in the same place of top lower surface, therefore, can access the composition type semiconductor device of firm compactness with following resin-encapsulated semiconductor device.
Structure according to composition type semiconductor device of the present invention, prepare a plurality of semiconductor device with some L shaped lead-in wires, the upper surface of described lead-in wire semiconductor element from the moulded resin part exposes to the outside, and simultaneously, their front end is from the outer extension that faces down of the lateral parts of this semiconductor element.Then, stacked together like this described a plurality of semiconductor device, make described L shaped lead-in wire have mutually the same direction.That is, top semiconductor device also is layered on the following semiconductor device with identical direction.Carry out according to identical direction stacked more frequently, with the composition type semiconductor device that obtains having more multi-layered time.For example, described semiconductor device is superimposed as three layers form by a stacked resin-encapsulated semiconductor device again, and, connect L shaped lead-in wire altogether, thereby might on described wiring board, obtain more highdensity encapsulation.
The upper strata semiconductor device is layered on the lower floor's semiconductor device that is encapsulated on the described wiring board according to identical direction, and the front end of the L shaped lead-in wire of each semiconductor device and sweep are connected to each other.Therefore, by according to the sequentially stacked described resin-encapsulated semiconductor device of identical direction, just can on described wiring board, obtain more highdensity encapsulation simply.Utilize described adhesive to be in the same place with following semiconductor device is fixed to one another, thereby can access the semiconductor device of firm compactness top.
In discussion, will understand other purpose of the present invention and advantage below in conjunction with accompanying drawing.
Description of drawings
Fig. 1 is the profile of the resin-encapsulated semiconductor device of explanation first embodiment of the invention;
Fig. 2 is the fragmentary, perspective view of the resin-encapsulated semiconductor device of explanation first embodiment of the invention.
Fig. 3 is the profile of resin-encapsulated semiconductor device of embodiment of the modification of explanation first embodiment of the invention;
Fig. 4 is the fragmentary, perspective view of resin-encapsulated semiconductor device of embodiment of the modification of explanation first embodiment of the invention;
Fig. 5 is the explanatory view that problem intrinsic in the resin-encapsulated semiconductor device is described;
Fig. 6 is the step of lead frame is made in explanation in first embodiment of the invention a plane graph;
Fig. 7 is the perspective view of major part of resin-encapsulated semiconductor device of embodiment of second modification of explanation first embodiment of the invention;
Fig. 8 is the profile of the resin-encapsulated semiconductor device of explanation second embodiment of the invention;
Fig. 9 is the profile of resin-encapsulated semiconductor device of embodiment of the modification of explanation second embodiment of the invention;
Figure 10 is the fragmentary, perspective view of resin-encapsulated semiconductor device of embodiment of the modification of explanation second embodiment of the invention;
Figure 11 is the profile of first Application Example of explanation second embodiment of the invention;
Figure 12 is the profile of second Application Example of explanation second embodiment of the invention;
Figure 13 is the profile of the 3rd Application Example of explanation second embodiment of the invention;
Figure 14 is the profile of the 4th Application Example of explanation second embodiment of the invention;
Embodiment
Go through embodiments of the invention below with reference to the accompanying drawings.
Fig. 1 is the profile of the resin-encapsulated semiconductor device of explanation first embodiment of the invention.Fig. 2 is office's perspective view of resin-encapsulated semiconductor device.
As shown in figs. 1 and 2, a lead-in wire 7 and semiconductor element support 4 are adhered on the face of insulating cement adhesive tape (abbreviating " adhesive tape " as) 2 together.In addition, semiconductor element 1 is adhered to the another side of adhesive tape 2, the circuit formation face of semiconductor element 1 is arranged to have aspectant relation with described some lead-in wire.
Realize the electrical connection of semiconductor element 1 and some lead-in wire 7 by the metal bump thing 9 that is arranged on the zone that does not have adhesive tape 2 these Jie's things.Metal bump thing 9 comprises the conducting metal such as solder or the like, and is arranged on the unshowned electrode surface of the side that is formed at semiconductor element 1.
Point lead-in wire 7 coats of metal 8 that are coated with as external terminal (upper surface among the figure) and interior contacts (lower surface among the figure).The side that should be pointed out that described some lead-in wire is plating coating not.
At least the Outboard Sections of lead-in wire 7, support 4 and semiconductor element 1 and lower part are sealed with moulded resin 6.
By the way, the above-mentioned point of present embodiment lead-in wire 7 be arranged in the zone of semiconductor element 1 regularly, promptly, in the width range of semiconductor element 1.
In addition, the height of metal bump thing 9 is identical with adhesive tape 2 thickness basically.
This shows that the thickness of described semiconductor device is the thickness of semiconductor element 1, the height of metal bump thing 9 and the thickness sum of some lead-in wire 7.In addition, according to present embodiment, the described some lead-in wire that constitutes external terminal basically with the flush of described semiconductor device.
More particularly, described semiconductor device is thinned to the 0.4-0.5 millimeter, and wherein, the thickness of some lead-in wire 7 is that about 0.125 millimeter, the height of metal bump thing 9 are that the thickness of 0.5 millimeter and semiconductor element 1 is 0.250 millimeter.In addition, semiconductor element 1 can adapt to various structural elements.Also have, be connected the application that not only relates to metal bump thing 9 between some lead-in wire 7 and the semiconductor element 1, and relate to the application of insulating cement adhesive tape 2, thus the stress on the described metal bump thing 9 that elimination is caused by the difference of thermal expansion.Therefore, might avoid occurring following situation: owing to breaking of metal bump thing 9 or the like degenerates electric property or descend.
In addition, the structure of describing among Fig. 1 and 2 is such: the fore-and-aft direction of support 4 in Fig. 2 stretches, runs through the core of this semiconductor device, therefore, can realize perpendicular solid encapsulating structure.
By the way, described semiconductor element support is being effectively aspect the rigidity that improves semiconductor device, but is not requisite.Certainly, also can utilize the resin-encapsulated semiconductor device that removes support 4 as shown in Fig. 3 and 4.
In addition, as shown in Figure 5, some lead-in wire 7 is being different aspect the thermal coefficient of expansion with moulded resin 6, therefore, when returning to normal temperature after with moulded resin 6 sealings, formation slit 101 between each border.In addition, can estimate that this may develop into crack 102.Then, as shown in Fig. 1 and 3, the joint that the enhancing of the tight contact performance of these boundaries may be such, the side that makes invocation point lead-in wire 7 does not contact with the coat of metal 8 as external terminal and interior contacts.This is because the coat of metal 8 causes the tight degeneration that contacts with moulded resin 6.Then, the contact-making surface between the moulded resin 6 and the coat of metal 8 is separated.
Use this structure, owing to do not have the contact between the moulded resin 6 and the coat of metal 8, so, can avoid breaking of molded described moulded resin afterwards or the like.
Fig. 6 (A) and 6 (b) are the plane graphs that the step of the lead frame of making the first embodiment of the present invention is described.Fig. 6 (A) is the plane graph of the lead frame before explanation is cut off.Fig. 6 (b) is the plane graph of the lead frame after explanation is cut off.
At first, as shown in Fig. 6 (a), preparation lead frame 10, it comprises: frame member 10a; Partition member 10b; Be used for the support 4 of connection box member 10a; And a plurality of lead-in wire 7A that extend internally from partition member 10b.The front end of described a plurality of lead-in wire 7A is coated with the coat of metal 8, and after this carries out shrink fit like this, so that it is adhered on the adhesive tape 2.
After this, as shown in Fig. 6 (B), instruct noncontact part between lead-in wire 7A and the adhesive tape 2, that is, the part between the front end of partition member 10b and lead-in wire 7A thrusts (punched out), like this, forms some lead-in wire 7 at last.That is, carry out described thrusting, make invocation point lead-in wire 7 become external terminal with such size.The point lead-in wire 7 that thrusts like this is fixed on the adhesive tape 2, and described processing procedure directly enters the number of assembling steps of this semiconductor device.
As mentioned above, according to first embodiment, after having electroplated the coat of metal 8, described a plurality of lead-in wires are sticked with glue is with 2 to fix, and then, forms a lead-in wire 7 for described part is thrust, a lead-in wire according to the fixed size of being scheduled in the target location.In addition, owing to carried out metal plating in advance, so, do not need to carry out again metal plating backward even in the step of this semiconductor device of assembling.
The embodiment of second modification of the first embodiment of the present invention will be described below.
Fig. 7 is the perspective view of major part of resin-encapsulated semiconductor device of embodiment of second modification of explanation first embodiment of the invention.
With reference to figure 7, do not go out moulded resin 6, some lead-in wire 7 among the figure, extend lead-in wire 7-1, electroplate on a lead-in wire 7 and extend the lip-deep coat of metal 8 and the metal bump thing 9 of lead-in wire 7-1.
In first embodiment, will put lead-in wire 7 and arrange, and correspondingly be welded to the (not shown) on the dot pattern that props up of printed circuit board (PCB) (not shown).The interface of semiconductor element 1 is on the position identical with some lead-in wire 7, this means that described semiconductor does not have the degree of freedom, and may suffer restraints aspect the circuit forming.Therefore, according to present embodiment,, also can arrange an external terminal of lead-in wire 7 by means of extending lead-in wire 7-1 even there is to a certain degree skew in the interface on this semiconductor element in orientation.
That is, have as the point of external terminal lead-in wire 7 and to extend lead-in wire 7-1, the latter extends to interface on the semiconductor element as the lead that extends, and metal bump thing 9 is connected to the front end that extends lead-in wire 7-1.
Therefore, can under the situation of the position that does not depend on very much the interface that is used for forming circuit on the semiconductor element, form described external terminal by the tabular form with array.
Various details second embodiment.
Fig. 8 is the profile of the resin-encapsulated semiconductor device of explanation second embodiment of the invention.
As shown in FIG., though described structure be basically the same as those in the first embodiment basically,, above-mentioned some lead-in wire is exposed, and until the side of semiconductor element 1, and bends to L shaped lead-in wire 12 L shaped.
Therefore, different with first embodiment, the forming process of described some lead-in wire is such; Not after being processed to form lead frame, to carry out the moulded resin sealing, but after the moulded resin sealing step of assembled semiconductor device, be processed to form described lead-in wire.
Like this, L shaped lead-in wire 12 exposed, until the side of semiconductor element 1, therefore can strengthen the bond strength that is used for the solder joint that props up the dot pattern (not shown) of external cabling terminal criminals of being connected to printed circuit board (not shown).
By the way, certainly under the situation of saving the support 4 shown in Fig. 8, constitute described resin-encapsulated semiconductor device.
Figure 10 is the perspective view of the major part of explanation resin-encapsulated semiconductor device, described resin-encapsulated semiconductor device is to constitute like this, make the semiconductor element support shown in Fig. 9 be removed, wherein, the L shaped lead-in wire that is coated with the coat of metal 8 is arranged in and is used for the both sides of moulded resin 6 of sealing semiconductor element.
Fig. 1 is the profile of first Application Example of explanation second embodiment of the invention.
According to the resin-encapsulated semiconductor device shown in second embodiment with moulded resin 6 sealings, because L shaped lead-in wire 12 is present in the side, so, can interconnect the L shaped lead-in wire 12b of resin-encapsulated semiconductor device B adjacent one another are and the L shaped lead-in wire 12a of resin-encapsulated semiconductor device A.
In addition, can be connected to a dot pattern 15 on the same printed circuit board 13 to L shaped lead-in wire 12a and L shaped lead-in wire 12b together by solder joint 14.That is, can be common to L shaped lead-in wire 12a and L shaped lead-in wire 12b on same the dot pattern 15.Can see this method of attachment in the occasion of many semiconductor device as memory, wherein, the circuit of semiconductor element adjacent one another are is to form with reverse form, and the I/O of terminal also is reverse.
Like this, on the side of resin-encapsulated semiconductor device, form L shaped lead-in wire 12, therefore, might on same printed circuit board 13, the form with series connection encapsulate described resin-encapsulated semiconductor device compactly.
In addition, can simplify wiring on the printed circuit board (PCB).
Figure 12 is the profile of second Application Example of explanation second embodiment of the invention.
Resin-encapsulated semiconductor device according to a second embodiment of the present invention with moulded resin 6 sealings, L shaped lead-in wire 12 extends to opposite one side always along the side, therefore, as shown in Figure 12, build up two-layer if described resin-encapsulated semiconductor device is reverse (making its bottom surface toward each other) and tegillum, so, by solder joint 14 front end of the L shaped lead-in wire 12a of resin-encapsulated semiconductor device B is fixed to the front end of the L shaped lead-in wire 12b of resin-encapsulated semiconductor device A.The front end of the L shaped lead-in wire 12a of resin-encapsulated semiconductor device A also is fixed to the front end of the L shaped lead-in wire 12b of resin-encapsulated semiconductor device B by solder joint 14.In addition, the bottom surface of described semiconductor device (resin-encapsulated) is together fixed to one another with adhesive 16.
Like this, L shaped lead-in wire stretches out until described bottom surface along the side of described resin-encapsulated, makes resin-encapsulated semiconductor device A and can be connected to each other by solder joint with the front end of each L shaped lead-in wire 12 of its reverse resin-encapsulated semiconductor device B.In addition, the bottom surface of described semiconductor element is together fixed to one another with adhesive 16, therefore, can improve the packaging density on the fierce printed circuit board 13.
Should be pointed out that resin-encapsulated semiconductor device used herein is anti-phase at aspect the circuit structure of each semiconductor element 1 and I/O aspect of terminal.
Figure 13 is the profile of the 3rd Application Example of explanation second embodiment of the invention.
According to the 3rd Application Example, as shown in Figure 13, stacked again one deck on above-mentioned two-layer shown in Figure 12 and form three layers structure.More particularly, as the 3rd layer resin-encapsulated semiconductor device C according to being layered on the resin-encapsulated semiconductor device B as the second layer with the identical direction of ground floor, wherein, each L shaped lead-in wire 12 is linked together.
Like this, build up three layers form, therefore, can further improve the packaging density on the printed circuit board (PCB) 13 according to the resin-encapsulated semiconductor device tegillum of second embodiment of the invention.
Can further increase the number of layer, for example, be increased to four layers, five layers or the like.
Figure 14 is the profile of the 4th Application Example of explanation second embodiment of the invention.
Because L shaped lead-in wire 12 stretches out along the side of described resin-encapsulated, near the part the bottom surface, so, as shown in Figure 14, can be stacked according to the identical direction that makes progress the resin-encapsulated semiconductor device shown in the of the present invention second real hedge example with moulded resin 6 sealings.More particularly, resin-encapsulated semiconductor device A is encapsulated on the printed circuit board (PCB) 13, and resin-encapsulated semiconductor device B is stacked on it according to equidirectional.Then, by at the front end of L shaped lead-in wire 12 and the solder joint 14 of L shaped change pars convoluta office, the L shaped lead-in wire 12a of resin-encapsulated semiconductor device A is connected to the L shaped lead-in wire 12a of resin-encapsulated semiconductor device B.Equally, the L shaped lead-in wire 12b of resin-encapsulated semiconductor device A is connected to the L shaped lead-in wire 12b of resin-encapsulated semiconductor device B.In addition, be in the same place resin-encapsulated semiconductor device A and B are fixed to one another with adhesive 16.
Therefore, can improve packaging density on the printed circuit board (PCB) 13.In many occasions, can see such method of attachment with semiconductor memory that can be laminated into sandwich construction of identical circuit structure element.
Should be pointed out that to the invention is not restricted to the foregoing description that revise but can use based on the various methods of main points of the present invention, these modifications are not excluded outside scope of the present invention.

Claims (11)

1. semiconductor device is characterized in that comprising:
Form the semiconductor element of semiconductor circuit;
Comprise the insulating barrier that is arranged on the lip-deep insulating cement adhesive tape that forms with described semiconductor circuit;
Be fixed on a plurality of somes lead-in wire on the above-mentioned insulating cement adhesive tape, their each comfortablely be independently on electric and be arranged in regularly on the described insulating barrier that their surface is exposed to the open air externally;
At least the moulded resin part that on the side of described insulating barrier and described semiconductor element, forms;
The metal bump thing, it is arranged on described some lead-in wire and the part between the surface that described semiconductor circuit forms, that do not possess described insulating barrier, is used to realize the electrical connection of semiconductor chip and some lead-in wire.
2. according to the semiconductor device of claim 1, it is characterized in that:
The surface of exposing to the open air at least externally of described some lead-in wire is coated with the coat of metal.
3. according to the semiconductor device of claim 1, it is characterized in that:
The support part is set on described insulating barrier, this support sector divide comprise with the identical member of described some lead-in wire, but be independent of described some lead-in wire.
4. according to the semiconductor device of claim 3, it is characterized in that:
The lead frame that forms from the continuity of described some lead-in wire by cut-out makes described some lead-in wire and described support partly independently of one another.
5. according to the semiconductor device of claim 1, it is characterized in that:
Described some lead-in wire comprise extend lead-in wire and on electric by being connected to described semiconductor element at the front end of described extension lead-in wire or the described metal bump thing of mid portion.
6. method of making resin-encapsulated semiconductor device, described semiconductor device comprise semiconductor element, insulating barrier, some lead-in wire, metal bump thing and moulded resin part, and described method may further comprise the steps successively:
The step of preparation lead frame, described lead frame comprise the support of frame member, partition member, connection partition member and a plurality of lead-in wires that extend internally from partition member;
Front end plating coating at described a plurality of lead-in wires;
Carry out shrink fit, lead-in wire is adhered on the adhesive tape;
With the noncontact part between lead-in wire and the adhesive tape, promptly the part between partition member and the lead-in wire front end thrusts, and forms the outside link of lead-in wire;
Semiconductor element is adhered to the another side of adhesive tape;
The metal bump thing is set in the zone that does not have adhesive tape realizes the electrical connection of semiconductor element and some lead-in wire;
With moulded resin above-mentioned semiconductor device is sealed;
It is characterized in that the described shrink fit of carrying out is further comprising the steps of with the step that lead-in wire adheres on the adhesive tape:
(a) utilize the insulating cement adhesive tape to adhere to the part of the support in the lead frame on the described insulating barrier regularly and be independent of described point and go between, and
(b) described a plurality of some lead-in wires are separated with described lead frame.
7. according to the method for the manufacturing semiconductor device of claim 6, it is characterized in that:
The described insulating cement adhesive tape that utilizes is the step that the part of the support in the lead frame adheres on the described insulating barrier regularly to utilize the insulating cement adhesive tape to adhere to a face with a plurality of some lead-in wires of the described insulating barrier in the lead frame regularly, and is independent of described some lead-in wire; With the another side that semiconductor element is adhered to described adhesive tape and with resin-sealed described semiconductor element, and
Described described a plurality of somes lead-in wire is comprised with the step that described lead frame separates: described a plurality of points are gone between separate with described lead frame, and the leading edge of described some lead-in wire is bent downwardly from the outside of the lateral parts of described semiconductor element to be become L shapedly, and on described some lead-in wire and part between the surface that described semiconductor circuit forms, that do not possess described insulating barrier the metal bump thing is set.
8. semiconductor device is characterized in that comprising:
Form the semiconductor element of semiconductor circuit,
Comprise the insulating barrier that is arranged on the lip-deep insulating cement adhesive tape that forms with described semiconductor circuit,
Independently and regularly be arranged in a plurality of somes lead-in wires on the described insulating barrier on electric separately, expose to the open air externally on the surface of described a plurality of somes lead-in wires and their front end extends into to L shaped from outer the facing down of the lateral parts of described semiconductor element,
The metal bump thing, it is arranged on described some lead-in wire and the part between the surface that described semiconductor circuit forms, that do not possess described insulating barrier, and
At least form the moulded resin part in the side of described insulating barrier and described semiconductor element.
9. encapsulate the method for a plurality of semiconductor device, it is characterized in that may further comprise the steps:
With side by side relation a plurality of semiconductor device with some L shaped lead-in wires are set, the upper surface of described lead-in wire semiconductor element from the moulded resin part exposes to the outside, simultaneously, their front end is from the outer extension that faces down of the lateral parts of this semiconductor element, and, described L shaped lead-in wire is connected to each other, and
The coupling part of described L shaped lead-in wire is connected on same the dot pattern that is arranged on the terminal block.
10. composition type semiconductor device is characterized in that comprising:
A plurality of semiconductor device with some L shaped lead-in wires, the upper surface of described lead-in wire semiconductor element from moulded resin part exposes to the outside, and simultaneously, their front end is from the outer extension that faces down of the lateral parts of described semiconductor element,
Wherein, described a plurality of semiconductor device dispose with aspectant relation, make described L shaped lead-in wire front end toward each other, and described L shaped lead-in wire is connected to each other;
Wherein, in described a plurality of semiconductor device, each resin-encapsulated is respectively the moulded resin encapsulation, and, together fixed to one another with adhesive the lower surface of described resin-encapsulated.
11. a composition type semiconductor device is characterized in that comprising:
A plurality of semiconductor device with some L shaped lead-in wires, the upper surface of described lead-in wire semiconductor element from moulded resin part exposes to the outside, and simultaneously, their front end is from the outer extension that faces down of the lateral parts of described semiconductor element,
Wherein, stacked by this way described a plurality of semiconductor device, make the front end of described L shaped lead-in wire arrange with mutually the same direction;
In described a plurality of stacked semiconductor device, the front end of the described L shaped lead-in wire of described upper strata semiconductor device is connected to the sweep of the described L shaped lead-in wire of described lower floor semiconductor device;
In described a plurality of semiconductor device, each resin-encapsulated is respectively the moulded resin encapsulation, and, utilize adhesive the lower surface of the resin-encapsulated of described upper strata semiconductor device to be fixed to the upper surface of the resin-encapsulated of described lower floor semiconductor device.
CNB971102023A 1996-03-27 1997-03-27 Semiconductor device, making method and composition type semiconductor device Expired - Fee Related CN1151554C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP070829/96 1996-03-27
JP070829/1996 1996-03-27
JP8070829A JPH09260538A (en) 1996-03-27 1996-03-27 Resin sealed semiconductor device manufacturing method and its mounting structure

Publications (2)

Publication Number Publication Date
CN1167339A CN1167339A (en) 1997-12-10
CN1151554C true CN1151554C (en) 2004-05-26

Family

ID=13442867

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB971102023A Expired - Fee Related CN1151554C (en) 1996-03-27 1997-03-27 Semiconductor device, making method and composition type semiconductor device

Country Status (5)

Country Link
US (2) US6208021B1 (en)
EP (1) EP0798780A3 (en)
JP (1) JPH09260538A (en)
KR (1) KR970067781A (en)
CN (1) CN1151554C (en)

Families Citing this family (83)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3881751B2 (en) * 1997-08-20 2007-02-14 沖電気工業株式会社 Semiconductor chip mounting structure and mounting method
US6143981A (en) 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
KR100304959B1 (en) * 1998-10-21 2001-09-24 김영환 Chip stacked semiconductor package and manufacturing method thereof
EP1043767A4 (en) * 1998-10-30 2001-12-05 Seiko Epson Corp Semiconductor device, method of manufacture thereof, circuit board and electronic device
KR20010037247A (en) * 1999-10-15 2001-05-07 마이클 디. 오브라이언 Semiconductor package
KR100421774B1 (en) * 1999-12-16 2004-03-10 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
US6404046B1 (en) * 2000-02-03 2002-06-11 Amkor Technology, Inc. Module of stacked integrated circuit packages including an interposer
US7042068B2 (en) 2000-04-27 2006-05-09 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
US6576494B1 (en) 2000-06-28 2003-06-10 Micron Technology, Inc. Recessed encapsulated microelectronic devices and methods for formation
US6545345B1 (en) 2001-03-20 2003-04-08 Amkor Technology, Inc. Mounting for a package containing a chip
KR100369393B1 (en) 2001-03-27 2003-02-05 앰코 테크놀로지 코리아 주식회사 Lead frame and semiconductor package using it and its manufacturing method
KR100393448B1 (en) * 2001-03-27 2003-08-02 앰코 테크놀로지 코리아 주식회사 Semiconductor package and method for manufacturing the same
US6597059B1 (en) 2001-04-04 2003-07-22 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package
SG111919A1 (en) * 2001-08-29 2005-06-29 Micron Technology Inc Packaged microelectronic devices and methods of forming same
US6608366B1 (en) 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
SG120879A1 (en) * 2002-08-08 2006-04-26 Micron Technology Inc Packaged microelectronic components
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
SG114585A1 (en) * 2002-11-22 2005-09-28 Micron Technology Inc Packaged microelectronic component assemblies
JP2006509371A (en) * 2002-12-09 2006-03-16 アドバンスド インターコネクト テクノロジーズ リミテッド Package with exposed integrated circuit device
US6798047B1 (en) 2002-12-26 2004-09-28 Amkor Technology, Inc. Pre-molded leadframe
US6750545B1 (en) 2003-02-28 2004-06-15 Amkor Technology, Inc. Semiconductor package capable of die stacking
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US7368810B2 (en) * 2003-08-29 2008-05-06 Micron Technology, Inc. Invertible microfeature device packages
DE102004012979B4 (en) * 2004-03-16 2009-05-20 Infineon Technologies Ag Coupling substrate for semiconductor devices, arrangements with the coupling substrate, coupling substrate strip, method for producing these objects and method for producing a semiconductor module
KR100688501B1 (en) * 2004-09-10 2007-03-02 삼성전자주식회사 Dual-Inline-Memory-Module mounted stack Board-On-Chip packages with mirroring structure
US7645640B2 (en) * 2004-11-15 2010-01-12 Stats Chippac Ltd. Integrated circuit package system with leadframe substrate
US7943431B2 (en) * 2005-12-02 2011-05-17 Unisem (Mauritius) Holdings Limited Leadless semiconductor package and method of manufacture
US7507603B1 (en) 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
SG135074A1 (en) 2006-02-28 2007-09-28 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US7687893B2 (en) 2006-12-27 2010-03-30 Amkor Technology, Inc. Semiconductor package having leadframe with exposed anchor pads
US7829990B1 (en) 2007-01-18 2010-11-09 Amkor Technology, Inc. Stackable semiconductor package including laminate interposer
US7982297B1 (en) 2007-03-06 2011-07-19 Amkor Technology, Inc. Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
US7977774B2 (en) 2007-07-10 2011-07-12 Amkor Technology, Inc. Fusion quad flat semiconductor package
US7687899B1 (en) 2007-08-07 2010-03-30 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US8089159B1 (en) 2007-10-03 2012-01-03 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making the same
US7847386B1 (en) 2007-11-05 2010-12-07 Amkor Technology, Inc. Reduced size stacked semiconductor package and method of making the same
US7956453B1 (en) 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US7723852B1 (en) 2008-01-21 2010-05-25 Amkor Technology, Inc. Stacked semiconductor package and method of making same
US8063474B2 (en) * 2008-02-06 2011-11-22 Fairchild Semiconductor Corporation Embedded die package on package (POP) with pre-molded leadframe
US8067821B1 (en) 2008-04-10 2011-11-29 Amkor Technology, Inc. Flat semiconductor package with half package molding
US7768135B1 (en) 2008-04-17 2010-08-03 Amkor Technology, Inc. Semiconductor package with fast power-up cycle and method of making same
US7808084B1 (en) 2008-05-06 2010-10-05 Amkor Technology, Inc. Semiconductor package with half-etched locking features
US8125064B1 (en) 2008-07-28 2012-02-28 Amkor Technology, Inc. Increased I/O semiconductor package and method of making same
US8184453B1 (en) 2008-07-31 2012-05-22 Amkor Technology, Inc. Increased capacity semiconductor package
US7847392B1 (en) 2008-09-30 2010-12-07 Amkor Technology, Inc. Semiconductor device including leadframe with increased I/O
US7989933B1 (en) 2008-10-06 2011-08-02 Amkor Technology, Inc. Increased I/O leadframe and semiconductor device including same
US8008758B1 (en) 2008-10-27 2011-08-30 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe
US8089145B1 (en) 2008-11-17 2012-01-03 Amkor Technology, Inc. Semiconductor device including increased capacity leadframe
US8072050B1 (en) 2008-11-18 2011-12-06 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including passive device
US7875963B1 (en) 2008-11-21 2011-01-25 Amkor Technology, Inc. Semiconductor device including leadframe having power bars and increased I/O
US7982298B1 (en) 2008-12-03 2011-07-19 Amkor Technology, Inc. Package in package semiconductor device
US8487420B1 (en) 2008-12-08 2013-07-16 Amkor Technology, Inc. Package in package semiconductor device with film over wire
US8680656B1 (en) 2009-01-05 2014-03-25 Amkor Technology, Inc. Leadframe structure for concentrated photovoltaic receiver package
US20170117214A1 (en) 2009-01-05 2017-04-27 Amkor Technology, Inc. Semiconductor device with through-mold via
US8058715B1 (en) 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8026589B1 (en) 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US7960818B1 (en) 2009-03-04 2011-06-14 Amkor Technology, Inc. Conformal shield on punch QFN semiconductor package
US8575742B1 (en) 2009-04-06 2013-11-05 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including power bars
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8674485B1 (en) 2010-12-08 2014-03-18 Amkor Technology, Inc. Semiconductor device including leadframe with downsets
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8648450B1 (en) 2011-01-27 2014-02-11 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands
TWI557183B (en) 2015-12-16 2016-11-11 財團法人工業技術研究院 Siloxane resin composition, and photoelectric device employing the same
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9704725B1 (en) 2012-03-06 2017-07-11 Amkor Technology, Inc. Semiconductor device with leadframe configured to facilitate reduced burr formation
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
KR101486790B1 (en) 2013-05-02 2015-01-28 앰코 테크놀로지 코리아 주식회사 Micro Lead Frame for semiconductor package
KR101563911B1 (en) 2013-10-24 2015-10-28 앰코 테크놀로지 코리아 주식회사 Semiconductor package
US9673122B2 (en) 2014-05-02 2017-06-06 Amkor Technology, Inc. Micro lead frame structure having reinforcing portions and method
EP3499552A1 (en) * 2017-12-14 2019-06-19 Nexperia B.V. Semiconductor device and method of manufacture

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59222947A (en) 1983-06-02 1984-12-14 Matsushita Electric Ind Co Ltd Semiconductor device and manufacture thereof
US4849857A (en) * 1987-10-05 1989-07-18 Olin Corporation Heat dissipating interconnect tape for use in tape automated bonding
US4908736A (en) 1987-12-04 1990-03-13 General Electric Company Self packaging chip mount
JPH0719859B2 (en) * 1988-12-12 1995-03-06 松下電器産業株式会社 Method for manufacturing IC card module
JPH02177553A (en) * 1988-12-28 1990-07-10 Matsushita Electric Ind Co Ltd Integrated circuit device and manufacture thereof
JPH02296345A (en) 1989-05-10 1990-12-06 Seiko Epson Corp Semiconductor device
US5583375A (en) 1990-06-11 1996-12-10 Hitachi, Ltd. Semiconductor device with lead structure within the planar area of the device
JP2839941B2 (en) 1990-07-26 1998-12-24 株式会社日立製作所 Semiconductor device
JP3170519B2 (en) 1992-05-12 2001-05-28 沖電気工業株式会社 Memory card
JPH0661404A (en) 1992-08-10 1994-03-04 Nec Corp Semiconductor device
US5302849A (en) * 1993-03-01 1994-04-12 Motorola, Inc. Plastic and grid array semiconductor device and method for making the same
KR0152901B1 (en) 1993-06-23 1998-10-01 문정환 Plastic package and method for manufacture thereof
KR970002140B1 (en) * 1993-12-27 1997-02-24 엘지반도체 주식회사 Semiconductor device, packaging method and lead tape
JPH088389A (en) * 1994-04-20 1996-01-12 Fujitsu Ltd Semiconductor device and semiconductor device unit
JPH0817864A (en) 1994-06-24 1996-01-19 New Japan Radio Co Ltd Semiconductor package
KR0145768B1 (en) * 1994-08-16 1998-08-01 김광호 Method for manufacturing a semiconductor package using lead frame
JPH08213513A (en) 1994-11-08 1996-08-20 Miyazaki Oki Electric Co Ltd Structure of resin-sealed semiconductor device
KR100214463B1 (en) * 1995-12-06 1999-08-02 구본준 Lead frame of clip type and method manufacture of the package
JP3501316B2 (en) * 1995-06-16 2004-03-02 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
KR0179803B1 (en) * 1995-12-29 1999-03-20 문정환 Lead-exposured semiconductor package
JPH09321212A (en) * 1996-05-30 1997-12-12 Nec Kyushu Ltd Semiconductor device and its manufacture

Also Published As

Publication number Publication date
JPH09260538A (en) 1997-10-03
CN1167339A (en) 1997-12-10
KR970067781A (en) 1997-10-13
US6208021B1 (en) 2001-03-27
US6403398B2 (en) 2002-06-11
EP0798780A3 (en) 2000-09-13
US20010001217A1 (en) 2001-05-17
EP0798780A2 (en) 1997-10-01

Similar Documents

Publication Publication Date Title
CN1151554C (en) Semiconductor device, making method and composition type semiconductor device
CN1188906C (en) Manufacturing method of stack chip package
CN1266764C (en) Semiconductor device and its producing method
CN1159956C (en) Terminal electrode for circuit substrate on which chip pachage mounted and method for manufacturing the same
CN1183593C (en) Semiconductor device
CN1148795C (en) Manufacturing method of semi-conductor device
CN1118098C (en) Semiconductor integrated-circuit device
CN1275307C (en) Wiring basilar plate with position information
CN1272837C (en) Semiconductor device and mfg. method, circuit board and film carrier belt
CN1691344A (en) Optical device and method for fabricating the same
CN1490870A (en) Lead frame and producing method thereof, semiconductor device therefrom
CN1289147A (en) Semiconductor device packaged by resin
CN1812084A (en) Semiconductor package and lead frame therefor
CN1505147A (en) Electronic parts packaging structure and method of manufacturing the same
CN1771767A (en) Method for manufacturing an electronic module and an electronic module
CN1459855A (en) Semiconductor device and mfg. method thereof
CN1921108A (en) Semiconductor package and manufacturing method thereof
CN1836319A (en) Lead frame routed chip pads for semiconductor packages
CN101034689A (en) Double encapsulated semiconductor package and manufacturing method thereof
CN1929122A (en) Semiconductor package and manufacturing method thereof
CN1577840A (en) Stack package of semiconductor device
CN1197290A (en) Semiconductor device
CN1509134A (en) Method for producing circuit device, circuit moudle and method for producing circuit devicd
CN1282242C (en) Chip ratio package and manufacturing method thereof
CN1532930A (en) Semiconductor, electronic device and their producing method and electronic instrument

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee