CN1135477C - 实现动态显示存储器的方法和装置 - Google Patents

实现动态显示存储器的方法和装置 Download PDF

Info

Publication number
CN1135477C
CN1135477C CNB008026513A CN00802651A CN1135477C CN 1135477 C CN1135477 C CN 1135477C CN B008026513 A CNB008026513 A CN B008026513A CN 00802651 A CN00802651 A CN 00802651A CN 1135477 C CN1135477 C CN 1135477C
Authority
CN
China
Prior art keywords
graphics
memory
operand
control element
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB008026513A
Other languages
English (en)
Chinese (zh)
Other versions
CN1347545A (zh
Inventor
P
P·多伊尔
A·斯里尼瓦斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN1347545A publication Critical patent/CN1347545A/zh
Application granted granted Critical
Publication of CN1135477C publication Critical patent/CN1135477C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/12—Frame memory handling
    • G09G2360/122—Tiling

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Image Input (AREA)
  • Image Processing (AREA)
CNB008026513A 1999-01-15 2000-01-12 实现动态显示存储器的方法和装置 Expired - Fee Related CN1135477C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/231609 1999-01-15
US09/231,609 1999-01-15
US09/231,609 US6362826B1 (en) 1999-01-15 1999-01-15 Method and apparatus for implementing dynamic display memory

Publications (2)

Publication Number Publication Date
CN1347545A CN1347545A (zh) 2002-05-01
CN1135477C true CN1135477C (zh) 2004-01-21

Family

ID=22869956

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008026513A Expired - Fee Related CN1135477C (zh) 1999-01-15 2000-01-12 实现动态显示存储器的方法和装置

Country Status (9)

Country Link
US (2) US6362826B1 (enExample)
EP (1) EP1141930B1 (enExample)
JP (1) JP4562919B2 (enExample)
KR (1) KR100433499B1 (enExample)
CN (1) CN1135477C (enExample)
AU (1) AU3470700A (enExample)
DE (1) DE60038871D1 (enExample)
TW (1) TWI250482B (enExample)
WO (1) WO2000042594A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101201933B (zh) * 2007-05-01 2010-06-02 威盛电子股份有限公司 绘图处理单元及方法

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6545684B1 (en) * 1999-12-29 2003-04-08 Intel Corporation Accessing data stored in a memory
US6538650B1 (en) * 2000-01-10 2003-03-25 Intel Corporation Efficient TLB entry management for the render operands residing in the tiled memory
US7710425B1 (en) * 2000-06-09 2010-05-04 3Dlabs Inc. Ltd. Graphic memory management with invisible hardware-managed page faulting
US6704021B1 (en) * 2000-11-20 2004-03-09 Ati International Srl Method and apparatus for efficiently processing vertex information in a video graphics system
US7205993B2 (en) * 2001-02-15 2007-04-17 Sony Corporation Checkerboard buffer using two-dimensional buffer pages and using memory bank alternation
US6795079B2 (en) * 2001-02-15 2004-09-21 Sony Corporation Two-dimensional buffer pages
US6828977B2 (en) * 2001-02-15 2004-12-07 Sony Corporation Dynamic buffer pages
US7379069B2 (en) 2001-02-15 2008-05-27 Sony Corporation Checkerboard buffer using two-dimensional buffer pages
US7038691B2 (en) * 2001-02-15 2006-05-02 Sony Corporation Two-dimensional buffer pages using memory bank alternation
US6803917B2 (en) 2001-02-15 2004-10-12 Sony Corporation Checkerboard buffer using memory bank alternation
US20030058368A1 (en) * 2001-09-24 2003-03-27 Mark Champion Image warping using pixel pages
US9058292B2 (en) 2004-12-29 2015-06-16 Intel Corporation System and method for one step address translation of graphics addresses in virtualization
US7444583B2 (en) * 2005-05-27 2008-10-28 Microsoft Corporation Standard graphics specification and data binding
US7512752B2 (en) 2005-05-31 2009-03-31 Broadcom Corporation Systems, methods, and apparatus for pixel fetch request interface
US7831780B2 (en) * 2005-06-24 2010-11-09 Nvidia Corporation Operating system supplemental disk caching system and method
US7616218B1 (en) * 2005-12-05 2009-11-10 Nvidia Corporation Apparatus, system, and method for clipping graphics primitives
US8593474B2 (en) * 2005-12-30 2013-11-26 Intel Corporation Method and system for symmetric allocation for a shared L2 mapping cache
US8543792B1 (en) 2006-09-19 2013-09-24 Nvidia Corporation Memory access techniques including coalesing page table entries
US8601223B1 (en) * 2006-09-19 2013-12-03 Nvidia Corporation Techniques for servicing fetch requests utilizing coalesing page table entries
US8347064B1 (en) 2006-09-19 2013-01-01 Nvidia Corporation Memory access techniques in an aperture mapped memory space
US8352709B1 (en) 2006-09-19 2013-01-08 Nvidia Corporation Direct memory access techniques that include caching segmentation data
US7840732B2 (en) * 2006-09-25 2010-11-23 Honeywell International Inc. Stacked card address assignment
US8700883B1 (en) 2006-10-24 2014-04-15 Nvidia Corporation Memory access techniques providing for override of a page table
US8707011B1 (en) 2006-10-24 2014-04-22 Nvidia Corporation Memory access techniques utilizing a set-associative translation lookaside buffer
US8533425B1 (en) 2006-11-01 2013-09-10 Nvidia Corporation Age based miss replay system and method
US8504794B1 (en) 2006-11-01 2013-08-06 Nvidia Corporation Override system and method for memory access management
US8706975B1 (en) 2006-11-01 2014-04-22 Nvidia Corporation Memory access management block bind system and method
US8607008B1 (en) 2006-11-01 2013-12-10 Nvidia Corporation System and method for independent invalidation on a per engine basis
US8347065B1 (en) 2006-11-01 2013-01-01 Glasco David B System and method for concurrently managing memory access requests
US8700865B1 (en) 2006-11-02 2014-04-15 Nvidia Corporation Compressed data access system and method
US8719547B2 (en) * 2009-09-18 2014-05-06 Intel Corporation Providing hardware support for shared virtual memory between local and remote physical memory
US10146545B2 (en) 2012-03-13 2018-12-04 Nvidia Corporation Translation address cache for a microprocessor
US9880846B2 (en) 2012-04-11 2018-01-30 Nvidia Corporation Improving hit rate of code translation redirection table with replacement strategy based on usage history table of evicted entries
US10241810B2 (en) 2012-05-18 2019-03-26 Nvidia Corporation Instruction-optimizing processor with branch-count table in hardware
US20140189310A1 (en) 2012-12-27 2014-07-03 Nvidia Corporation Fault detection in instruction translations
US10108424B2 (en) 2013-03-14 2018-10-23 Nvidia Corporation Profiling code portions to generate translations
US20140365930A1 (en) * 2013-06-10 2014-12-11 Hewlett-Packard Development Company, L.P. Remote display of content elements
GB2535823B (en) * 2014-12-24 2021-08-04 Intel Corp Hybrid on-demand graphics translation table shadowing

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01181163A (ja) 1988-01-13 1989-07-19 Seiko Instr & Electron Ltd 図形表示システム
JP3350043B2 (ja) * 1990-07-27 2002-11-25 株式会社日立製作所 図形処理装置及び図形処理方法
US5313577A (en) * 1991-08-21 1994-05-17 Digital Equipment Corporation Translation of virtual addresses in a computer graphics system
JP2966182B2 (ja) * 1992-03-12 1999-10-25 株式会社日立製作所 計算機システム
WO1995015528A1 (en) 1993-11-30 1995-06-08 Vlsi Technology, Inc. A reallocatable memory subsystem enabling transparent transfer of memory function during upgrade
US5450542A (en) * 1993-11-30 1995-09-12 Vlsi Technology, Inc. Bus interface with graphics and system paths for an integrated memory system
JPH0850573A (ja) * 1994-08-04 1996-02-20 Hitachi Ltd マイクロコンピュータ
US5854637A (en) * 1995-08-17 1998-12-29 Intel Corporation Method and apparatus for managing access to a computer system memory shared by a graphics controller and a memory controller
US5758177A (en) * 1995-09-11 1998-05-26 Advanced Microsystems, Inc. Computer system having separate digital and analog system chips for improved performance
US6104417A (en) * 1996-09-13 2000-08-15 Silicon Graphics, Inc. Unified memory computer architecture with dynamic graphics memory allocation
JPH10222459A (ja) * 1997-02-10 1998-08-21 Hitachi Ltd 機能メモリとそれを用いたデータ処理装置
EP0884715A1 (en) 1997-06-12 1998-12-16 Hewlett-Packard Company Single-chip chipset with integrated graphics controller
US6052133A (en) * 1997-06-27 2000-04-18 S3 Incorporated Multi-function controller and method for a computer graphics display system
US6266753B1 (en) * 1997-07-10 2001-07-24 Cirrus Logic, Inc. Memory manager for multi-media apparatus and method therefor
US5914730A (en) * 1997-09-09 1999-06-22 Compaq Computer Corp. System and method for invalidating and updating individual GART table entries for accelerated graphics port transaction requests
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US6097402A (en) * 1998-02-10 2000-08-01 Intel Corporation System and method for placement of operands in system memory
US6477623B2 (en) * 1998-10-23 2002-11-05 Micron Technology, Inc. Method for providing graphics controller embedded in a core logic unit
US6145039A (en) * 1998-11-03 2000-11-07 Intel Corporation Method and apparatus for an improved interface between computer components
US6326973B1 (en) * 1998-12-07 2001-12-04 Compaq Computer Corporation Method and system for allocating AGP/GART memory from the local AGP memory controller in a highly parallel system architecture (HPSA)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101201933B (zh) * 2007-05-01 2010-06-02 威盛电子股份有限公司 绘图处理单元及方法

Also Published As

Publication number Publication date
DE60038871D1 (de) 2008-06-26
KR20020013832A (ko) 2002-02-21
JP4562919B2 (ja) 2010-10-13
WO2000042594A1 (en) 2000-07-20
TWI250482B (en) 2006-03-01
US6650332B2 (en) 2003-11-18
WO2000042594A9 (en) 2002-03-28
US6362826B1 (en) 2002-03-26
EP1141930B1 (en) 2008-05-14
CN1347545A (zh) 2002-05-01
KR100433499B1 (ko) 2004-05-31
US20020075271A1 (en) 2002-06-20
HK1038091A1 (en) 2002-03-01
EP1141930A1 (en) 2001-10-10
JP2002535763A (ja) 2002-10-22
AU3470700A (en) 2000-08-01

Similar Documents

Publication Publication Date Title
CN1135477C (zh) 实现动态显示存储器的方法和装置
US5905509A (en) Accelerated Graphics Port two level Gart cache having distributed first level caches
US5949436A (en) Accelerated graphics port multiple entry gart cache allocation system and method
US7539843B2 (en) Virtual memory fragment aware cache
US6578111B1 (en) Cache memory system and method for managing streaming-data
US8451281B2 (en) Shared virtual memory between a host and discrete graphics device in a computing system
US8412907B1 (en) System, method and computer program product for application-level cache-mapping awareness and reallocation
US20100325374A1 (en) Dynamically configuring memory interleaving for locality and performance isolation
US20080016297A1 (en) Multi-Level Memory Architecture With Data Prioritization
JP2008542948A (ja) コンフィギュラブルトランスレーションルックアサイドバッファを備えたマイクロプロセッサ
CN1093961C (zh) 增强存储器性能的方法及数据处理系统
CN101310259B (zh) 用于共享l2映射高速缓存的对称分配的方法和系统
JPH07104816B2 (ja) コンピュータシステムを動作する方法及びコンピュータシステムにおけるメモリ管理装置
US20060123196A1 (en) System, method and computer program product for application-level cache-mapping awareness and reallocation requests
US5293622A (en) Computer system with input/output cache
US6598124B1 (en) System and method for identifying streaming-data
US5835945A (en) Memory system with write buffer, prefetch and internal caches
US5434990A (en) Method for serially or concurrently addressing n individually addressable memories each having an address latch and data latch
WO2002027498A2 (en) System and method for identifying and managing streaming-data
WO2006024323A1 (en) A virtual address cache and method for sharing data using a unique task identifier
JPH03232034A (ja) キャッシュ制御装置
WO2020112320A1 (en) Last-level collective hardware prefetching
EP0377969B1 (en) I/O cached computer systems
Wang Design and Implementation of Cache Memory with Dual Unit Tile/Line Accessibility
TW202520078A (zh) 用於記憶體系統之儲存器側頁表

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20040121

Termination date: 20170112

CF01 Termination of patent right due to non-payment of annual fee