CN113421925B - 一种基于scr的新型凹槽结构esd防护器件 - Google Patents

一种基于scr的新型凹槽结构esd防护器件 Download PDF

Info

Publication number
CN113421925B
CN113421925B CN202110567378.XA CN202110567378A CN113421925B CN 113421925 B CN113421925 B CN 113421925B CN 202110567378 A CN202110567378 A CN 202110567378A CN 113421925 B CN113421925 B CN 113421925B
Authority
CN
China
Prior art keywords
region
well
scr
protection device
esd protection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110567378.XA
Other languages
English (en)
Other versions
CN113421925A (zh
Inventor
刘静
党跃栋
刘纯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian University of Technology
Original Assignee
Xian University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian University of Technology filed Critical Xian University of Technology
Priority to CN202110567378.XA priority Critical patent/CN113421925B/zh
Publication of CN113421925A publication Critical patent/CN113421925A/zh
Application granted granted Critical
Publication of CN113421925B publication Critical patent/CN113421925B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/74Thyristor-type devices, e.g. having four-zone regenerative action
    • H01L29/7404Thyristor-type devices, e.g. having four-zone regenerative action structurally associated with at least one other device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Element Separation (AREA)
  • Thyristors (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

本发明公开了基于SCR的新型凹槽结构ESD防护器件,包括衬底,衬底上形成n阱区和p阱区,n阱区的右侧与p阱区的左侧相连,n阱区上从左至右形成n阱接触n+区、p+区,p阱区上从左至右形成n+区、p阱接触p+区,n阱接触n+区接阳极电位,n+区接阴极电位,p阱接触p+区接阴极电位,p+区接阳极电位,n阱区的左上角形成第一隔离槽,n阱区上且位于n阱接触n+区和p+区之间形成第二隔离槽,n阱区和p阱区之间形成第三隔离槽,p阱区上且位于n+区和p阱接触p+区之间形成第四隔离槽,p阱区的右上角形成第五隔离槽,第三隔离槽中填充有凹槽,凹槽接阳极电位。本发明防护器件具有维持电压高、触发电压低的特点。

Description

一种基于SCR的新型凹槽结构ESD防护器件
技术领域
本发明属于微电子学与固体电子技术领域,涉及一种基于SCR的新型凹槽结构ESD防护器件。
背景技术
静电放电(ESD)是一种常见的自然现象,在集成电路领域,静电放电是引起电子产品失效、可靠性降低的主要原因之一。随着半导体集成电路的迅速发展,器件特征尺寸不断缩小,遭受静电损伤的风险也随之增大,因此如何有效进行静电防护变得越来越重要。
常用的ESD防护器件有二极管、双极晶体管、场效应管、可控硅整流器等。这其中可控硅整流器(SCR)由于其优异的单位面积电流泄放能力,在静电防护领域备受推崇。传统的SCR用作ESD器件时,其导通时内部寄生的NPN与PNP管相互提供基区电流形成强的正反馈效应,导致其触发后发生明显的回滞(snapback)现象,因此它的维持电压较低,容易引起电源电压的闩锁(latch up)效应,而由于阱区的低掺杂,也导致传统SCR的触发电压较高。为了更好的满足深亚微米乃至纳米工艺中对于ESD设计窗口的要求,需要对传统的SCR进行改进,降低触发电压、提高维持电压,充分发挥其优势,做到扬长避短。
发明内容
本发明的目的是提供一种基于SCR的新型凹槽结构ESD防护器件,解决了现有SCR用作ESD防护器件的维持电压较低、触发电压较高的问题。
本发明所采用的技术方案是,一种基于SCR的新型凹槽结构ESD防护器件,包括衬底,衬底上形成n阱区和p阱区,n阱区的右侧边缘与p阱区的左侧边缘相连,n阱区上从左至右形成n阱接触n+区、p+区,p阱区上从左至右形成n+区、p阱接触p+区,n阱接触n+区接阳极电位,n+区接阴极电位,p阱接触p+区接阴极电位,p+区接阳极电位,n阱区的左上角形成第一隔离槽,第一隔离槽的左侧边缘与衬底的左侧边缘相连,n阱区上且位于n阱接触n+区和p+区之间形成第二隔离槽,n阱区和p阱区之间形成第三隔离槽,p阱区上且位于n+区和p阱接触p+区之间形成第四隔离槽,p阱区的右上角形成第五隔离槽,第五隔离槽的右侧边缘和衬底的右侧边缘相连,第三隔离槽中填充有凹槽,凹槽接阳极电位。
本发明的特征还在于,
凹槽为金属材料或者多晶硅。
凹槽的厚度为0.15μm,宽度为0.5μm。
衬底采用Si,厚度为4μm~4.8μm,掺杂类型为B离子,掺杂浓度为1×1016cm-3
n阱区采用Si,厚度为0.8μm~0.95μm,掺杂类型为As离子,掺杂浓度为1×1017cm-3
p阱区采用Si,厚度为0.8μm~0.95μm,掺杂类型为B离子,掺杂浓度为1×1017cm-3
第一隔离槽、第二隔离槽、第三隔离槽、第四隔离槽和第五隔离槽均采用SiO2,宽度为0.6μm~1μm,厚度为0.2μm。
n阱接触n+区和n+区均采用Si,宽度为0.6μm~1μm,厚度为0.2μm;掺杂类型为As离子,掺杂浓度为1×1020cm-3
p+区和阱接触p+区均采用Si,宽度为1μm,厚度为0.05μm,掺杂类型为B离子,掺杂浓度为1×1020cm-3
本发明的有益效果是,本发明一种基于SCR的新型凹槽结构ESD防护器件,在第三隔离槽中填充金属或多晶硅凹槽,接阳极电位的凹槽产生的电场叠加在势垒区原有电场之上,改变了n阱区与p阱区反偏pn结电场分布与电场峰值,从而降低SCR的触发电压。
附图说明
图1是本发明一种基于SCR的新型凹槽结构ESD防护器件结构示意图;
图2是常规基于SCR的ESD防护器件结构示意图;
图3是本发明一种基于SCR的新型凹槽结构ESD防护器件触发时电场分布图;
图4是常规基于SCR的ESD防护器件触发时电场分布图;
图5是本发明一种基于SCR的新型凹槽结构ESD防护器件与常规基于SCR的ESD防护器件阱区反偏pn结附近横向电场分布曲线对比图;
图6是本发明一种基于SCR的新型凹槽结构ESD防护器件与常规基于SCR的ESD防护器件阱区反偏pn结附近纵向电场分布曲线对比图;
图7是本发明一种基于SCR的新型凹槽结构ESD防护器件与常规基于SCR的ESD防护器件准静态I-V特性仿真曲线对比图。
图中,1.衬底,2.n阱区,3.p阱区,4.第一隔离槽,5.n阱接触n+区,6.p+区,7.n+区,8.阱接触p+区,9.凹槽,10.第二隔离槽,11.第三隔离槽,12.第四隔离槽,13.第五隔离槽。
具体实施方式
下面结合附图和具体实施方式对本发明进行详细说明。
本发明提供一种基于SCR的新型凹槽结构ESD防护器件,结构如图1所示,包括衬底1,衬底1上形成n阱区2和p阱区3,n阱区2的右侧边缘与p阱区3的左侧边缘相连,n阱区2上从左至右形成n阱接触n+区5、p+区6,p阱区3上从左至右形成n+区7、p阱接触p+区8,n阱接触n+区5接阳极电位,n+区7接阴极电位,p阱接触p+区8接阴极电位,p+区6接阳极电位,n阱区2的左上角形成第一隔离槽4,第一隔离槽4的左侧边缘与衬底1的左侧边缘相连,n阱区2上且位于n阱接触n+区5和p+区6之间形成第二隔离槽10,n阱区2和p阱区3之间形成第三隔离槽11,p阱区3上且位于n+区7和p阱接触p+区8之间形成第四隔离槽12,p阱区3的右上角形成第五隔离槽13,第五隔离槽13的右侧边缘和衬底1的右侧边缘相连,第三隔离槽11中填充有凹槽9,凹槽9接阳极电位。
凹槽9为金属材料或者多晶硅。
凹槽9的厚度为0.15μm,宽度为0.5μm。
衬底1采用Si,厚度为4μm~4.8μm,掺杂类型为B离子,掺杂浓度为1×1016cm-3
n阱区2采用Si,厚度为0.8μm~0.95μm,掺杂类型为As离子,掺杂浓度为1×1017cm-3
p阱区3采用Si,厚度为0.8μm~0.95μm,掺杂类型为B离子,掺杂浓度为1×1017cm-3
第一隔离槽4、第二隔离槽10、第三隔离槽11、第四隔离槽12和第五隔离槽13均采用SiO2,宽度为0.6μm~1μm,厚度为0.2μm。
n阱接触n+区5和n+区7均采用Si,宽度为0.6μm~1μm,厚度为0.2μm;掺杂类型为As离子,掺杂浓度为1×1020cm-3
p+区6和阱接触p+区8均采用Si,宽度为1μm,厚度为0.05μm,掺杂类型为B离子,掺杂浓度为1×1020cm-3
针对本发明基于SCR的新型凹槽结构ESD防护器件与图2所示的常规基于SCR的ESD防护器件结构进行对比,其中掺杂分布,接触面积,尺寸等参数一致;基于Sentaurus TCAD仿真软件,对电学特性进行对比,仿真中采用金属铝作为凹槽9的填充物,结合图3和图4触发时两种防护器件内部的电场分布可得,凹槽9的引入使得器件内部的电场分布发生变化,接阳极电位的凹槽产生新的电场,其方向和阱区反偏pn结势垒区电场方向一致,这个新产生的电场的叠加使得阱区反偏pn结的击穿不再需要较高的外加反向偏压,从而达到降低触发电压的效果;再结合图5和图6触发时两种防护器件阱区反偏pn结附近横向和纵向电场分布曲线对比图可得,在阱区反偏pn结附近,无论是横向还是纵向电场分布曲线,凹槽的引入使得局部位置电场峰值的强度和位置发生改变,使得在外加反向偏压不高的情况下,阱区反向pn结就已经发生击穿。
本发明一种基于SCR的新型凹槽结构ESD防护器件,在第三隔离槽中填充凹槽,凹槽接阳极电位,目的为:增加阱区反偏pn结的电场强度,改变电场分布,以此降低反偏pn结的外加耐压值,使得SCR在用作ESD防护时,更容易触发,更好的满足窄窗口设计;如图7本发明一种基于SCR的新型凹槽结构ESD防护器件与常规基于SCR的ESD防护器件准静态I-V特性仿真曲线对比图,本发明防护器件在不增加工艺难度的情况下,实现了触发电压的显著降低,触发电压由21.53V降低到8.36V,降低了大约61%。

Claims (8)

1.一种基于SCR的凹槽结构ESD防护器件,其特征在于,包括衬底(1),所述衬底(1)上形成n阱区(2)和p阱区(3),所述n阱区(2)的右侧边缘与p阱区(3)的左侧边缘相连,所述n阱区(2)上从左至右形成n阱接触n+区(5)、p+区(6),所述p阱区(3)上从左至右形成n+区(7)、p阱接触p+区(8),所述n阱接触n+区(5)接阳极电位,所述n+区(7)接阴极电位,所述p阱接触p+区(8)接阴极电位,所述p+区(6)接阳极电位,所述n阱区(2)的左上角形成第一隔离槽(4),所述第一隔离槽(4)的左侧边缘与衬底(1)的左侧边缘相连,所述n阱区(2)上且位于n阱接触n+区(5)和p+区(6)之间形成第二隔离槽(10),所述n阱区(2)和p阱区(3)之间形成第三隔离槽(11),所述p阱区(3)上且位于n+区(7)和p阱接触p+区(8)之间形成第四隔离槽(12),所述p阱区(3)的右上角形成第五隔离槽(13),所述第五隔离槽(13)的右侧边缘和衬底(1)的右侧边缘相连,所述第三隔离槽(11)中填充有凹槽(9),所述凹槽(9)接阳极电位;
所述凹槽(9)为金属材料或者多晶硅。
2.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述凹槽(9)的厚度为0.15μm,宽度为0.5μm。
3.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述衬底(1)采用Si,厚度为4μm~4.8μm,掺杂类型为B离子,掺杂浓度为1×1016cm-3
4.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述n阱区(2)采用Si,厚度为0.8μm~0.95μm,掺杂类型为As离子,掺杂浓度为1×1017cm-3
5.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述p阱区(3)采用Si,厚度为0.8μm~0.95μm,掺杂类型为B离子,掺杂浓度为1×1017cm-3
6.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述第一隔离槽(4)、第二隔离槽(10)、第三隔离槽(11)、第四隔离槽(12)和第五隔离槽(13)均采用SiO2,宽度为0.6μm~1μm,厚度为0.2μm。
7.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述n阱接触n+区(5)和n+区(7)均采用Si,宽度为0.6μm~1μm,厚度为0.2μm;掺杂类型为As离子,掺杂浓度为1×1020cm-3
8.根据权利要求1所述的一种基于SCR的凹槽结构ESD防护器件,其特征在于,所述p+区(6)和阱接触p+区(8)均采用Si,宽度为1μm,厚度为0.05μm,掺杂类型为B离子,掺杂浓度为1×1020cm-3
CN202110567378.XA 2021-05-24 2021-05-24 一种基于scr的新型凹槽结构esd防护器件 Active CN113421925B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110567378.XA CN113421925B (zh) 2021-05-24 2021-05-24 一种基于scr的新型凹槽结构esd防护器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110567378.XA CN113421925B (zh) 2021-05-24 2021-05-24 一种基于scr的新型凹槽结构esd防护器件

Publications (2)

Publication Number Publication Date
CN113421925A CN113421925A (zh) 2021-09-21
CN113421925B true CN113421925B (zh) 2023-07-18

Family

ID=77712908

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110567378.XA Active CN113421925B (zh) 2021-05-24 2021-05-24 一种基于scr的新型凹槽结构esd防护器件

Country Status (1)

Country Link
CN (1) CN113421925B (zh)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102201404A (zh) * 2011-05-16 2011-09-28 中国科学院上海微系统与信息技术研究所 一种基于soi的esd保护器件及其制作方法
CN203013723U (zh) * 2012-11-28 2013-06-19 江南大学 一种双向三路径导通的高压esd保护器件
CN205376532U (zh) * 2015-12-24 2016-07-06 大唐恩智浦半导体有限公司 静电防护电路及其可控硅整流器
CN109119417A (zh) * 2018-08-24 2019-01-01 电子科技大学 闩锁免疫的双向esd防护器件

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090026492A1 (en) * 2007-07-25 2009-01-29 Chatty Kiran V Lateral junction breakdown triggered silicon controlled rectifier based electrostatic discharge protection device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102201404A (zh) * 2011-05-16 2011-09-28 中国科学院上海微系统与信息技术研究所 一种基于soi的esd保护器件及其制作方法
CN203013723U (zh) * 2012-11-28 2013-06-19 江南大学 一种双向三路径导通的高压esd保护器件
CN205376532U (zh) * 2015-12-24 2016-07-06 大唐恩智浦半导体有限公司 静电防护电路及其可控硅整流器
CN109119417A (zh) * 2018-08-24 2019-01-01 电子科技大学 闩锁免疫的双向esd防护器件

Also Published As

Publication number Publication date
CN113421925A (zh) 2021-09-21

Similar Documents

Publication Publication Date Title
US10096588B2 (en) TVS structures for high surge and low capacitance
CN101506974B (zh) 利用沟槽隔离形成的无闭锁垂直瞬态电压抑制二极管阵列结构
CN108520875B (zh) 一种高维持电压npnpn型双向可控硅静电防护器件
CN104851919B (zh) 双向穿通半导体器件及其制造方法
TWI339433B (en) Symmetrical high frequency scr structure and method
CN104716132B (zh) 一种低触发电压和高维持电压的硅控整流器及其电路
CN110649016A (zh) 无回滞效应硅控整流器型esd保护结构及其实现方法
CN106601731B (zh) 带有esd保护结构的半导体结构及其制作方法
KR20100056444A (ko) 정전 방전 보호 디바이스 및 정전 방전 보호 디바이스를 포함하는 반도체 디바이스 제조 방법
CN102789979A (zh) 肖特基二极管及其形成方法
US8896024B1 (en) Electrostatic discharge protection structure and electrostatic discharge protection circuit
CN113421925B (zh) 一种基于scr的新型凹槽结构esd防护器件
TWI524497B (zh) 靜電放電保護結構與靜電放電保護電路
CN101523606B (zh) 高击穿电压二极管及其形成方法
CN215815877U (zh) 高维持高失效双向可控硅静电防护器件
US20090152587A1 (en) Deep guard regions for reducing latch-up in electronics devices
CN115799250A (zh) Nmos触发的高维持电压单向可控硅静电防护器件及其方法
CN107591401B (zh) 一种用于高压esd保护的ldmos-scr器件
CN102738141B (zh) 半导体结构及其制造方法与操作方法
US9035349B2 (en) Bidirectional semiconductor device for protection against electrostatic discharges, usable on silicon on insulator
CN216054724U (zh) 低压放电管芯片
CN113299640A (zh) SiGe工艺中基于SCR的ESD防护器
CN212485325U (zh) 一种非对称带栅双向可控硅静电防护器件
CN112466938B (zh) 一种应用于深亚微米级电路静电防护的可控硅器件
WO2023010648A1 (zh) 静电保护器件及静电保护电路

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant