CN112042124A - 一种锁相环 - Google Patents
一种锁相环 Download PDFInfo
- Publication number
- CN112042124A CN112042124A CN201880092818.7A CN201880092818A CN112042124A CN 112042124 A CN112042124 A CN 112042124A CN 201880092818 A CN201880092818 A CN 201880092818A CN 112042124 A CN112042124 A CN 112042124A
- Authority
- CN
- China
- Prior art keywords
- control
- voltage
- oscillator
- controller
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
- H03L1/02—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only
- H03L1/022—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/097—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a comparator for comparing the voltages obtained from two frequency to voltage converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
一种锁相环,包括:振荡器;与所述振荡器中的变容管并联的数字开关电容阵列,所述数字开关电容阵列包括N个并联的开关电容,N为大于1的正整数;控制器,用于根据所述振荡器的控制电压的变化生成电平信号,以及第一控制字;调节电路,包括:平滑电路,和N个多路选通开关MUX;所述平滑电路用于延缓所述电平信号的翻转速度,得到平滑信号;所述N个MUX分别与所述N个开关电容一一对应,所述N个MUX用于根据所述第一控制字对所述平滑信号进行选通控制,并输出控制所述N个开关电容的开或关的控制信号。
Description
PCT国内申请,说明书已公开。
Claims (15)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2018/085208 WO2019205177A1 (zh) | 2018-04-28 | 2018-04-28 | 一种锁相环 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN112042124A true CN112042124A (zh) | 2020-12-04 |
Family
ID=68294741
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201880092818.7A Pending CN112042124A (zh) | 2018-04-28 | 2018-04-28 | 一种锁相环 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20210044298A1 (zh) |
EP (1) | EP3780395A4 (zh) |
CN (1) | CN112042124A (zh) |
WO (1) | WO2019205177A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117811580B (zh) * | 2024-02-26 | 2024-04-26 | 成都电科星拓科技有限公司 | 设置全数字锁相环中捕获电容阵列控制字初值的方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101686053A (zh) * | 2009-07-21 | 2010-03-31 | 清华大学 | 采用键合线作为振荡器电感的频率自校正锁相环 |
CN102522984A (zh) * | 2011-12-31 | 2012-06-27 | 杭州士兰微电子股份有限公司 | 锁相环及其压控振荡电路 |
CN102522985A (zh) * | 2011-12-31 | 2012-06-27 | 杭州士兰微电子股份有限公司 | 锁相环及其压控振荡器 |
CN104052474A (zh) * | 2014-06-03 | 2014-09-17 | 华为技术有限公司 | 一种锁相环频率校正方法及系统 |
CN106209087A (zh) * | 2016-06-28 | 2016-12-07 | 上海晶曦微电子科技有限公司 | 锁相环路中压控振荡器的校准系统及方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10134640B4 (de) * | 2001-07-17 | 2005-07-14 | Texas Instruments Deutschland Gmbh | PLL-Schaltung und Verfahren zur automatischen Einstellung ihrer Ausgangsfrequenz |
JP2004120353A (ja) * | 2002-09-26 | 2004-04-15 | Seiko Epson Corp | 電圧制御型発振器、その電圧制御型発振器を用いたクロック変換器およびこのクロック変換器を用いた電子機器 |
CN101262225B (zh) * | 2008-04-11 | 2011-02-16 | 湖南大学 | 锁相环频率合成器 |
JP5147539B2 (ja) * | 2008-05-22 | 2013-02-20 | ルネサスエレクトロニクス株式会社 | 周波数シンセサイザおよびその制御方法 |
US8140040B1 (en) * | 2009-09-11 | 2012-03-20 | Qualcomm Atheros, Inc | Method and apparatus for a temperature compensated phase locked loop supporting a continuous stream receiver in an integrated circuit |
WO2011149657A1 (en) * | 2010-05-28 | 2011-12-01 | Marvell World Trade Ltd. | Method and apparatus for drift compensation in pll |
US8531245B2 (en) * | 2011-10-28 | 2013-09-10 | St-Ericsson Sa | Temperature compensation in a PLL |
US9325332B2 (en) * | 2014-08-27 | 2016-04-26 | International Business Machines Corporation | Adjusting the magnitude of a capacitance of a digitally controlled circuit |
-
2018
- 2018-04-28 WO PCT/CN2018/085208 patent/WO2019205177A1/zh unknown
- 2018-04-28 CN CN201880092818.7A patent/CN112042124A/zh active Pending
- 2018-04-28 EP EP18915855.3A patent/EP3780395A4/en not_active Withdrawn
-
2020
- 2020-10-28 US US17/082,267 patent/US20210044298A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101686053A (zh) * | 2009-07-21 | 2010-03-31 | 清华大学 | 采用键合线作为振荡器电感的频率自校正锁相环 |
CN102522984A (zh) * | 2011-12-31 | 2012-06-27 | 杭州士兰微电子股份有限公司 | 锁相环及其压控振荡电路 |
CN102522985A (zh) * | 2011-12-31 | 2012-06-27 | 杭州士兰微电子股份有限公司 | 锁相环及其压控振荡器 |
CN104052474A (zh) * | 2014-06-03 | 2014-09-17 | 华为技术有限公司 | 一种锁相环频率校正方法及系统 |
CN106209087A (zh) * | 2016-06-28 | 2016-12-07 | 上海晶曦微电子科技有限公司 | 锁相环路中压控振荡器的校准系统及方法 |
Also Published As
Publication number | Publication date |
---|---|
EP3780395A4 (en) | 2021-04-21 |
US20210044298A1 (en) | 2021-02-11 |
WO2019205177A1 (zh) | 2019-10-31 |
EP3780395A1 (en) | 2021-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102527388B1 (ko) | 디지털-타임 컨버터 회로를 포함하는 위상 고정 루프 회로, 클럭 신호 생성기 및 이의 동작 방법 | |
US7592847B2 (en) | Phase frequency detector and phase-locked loop | |
US8487707B2 (en) | Frequency synthesizer | |
US10211842B2 (en) | Quantization noise cancellation for fractional-N phased-locked loop | |
KR100358118B1 (ko) | 고속 동기를 갖는 위상동기루프 | |
KR100204842B1 (ko) | 단축된 로크시간을 갖는 피엘엘 회로 | |
US8248104B2 (en) | Phase comparator and phase-locked loop | |
CN110635803A (zh) | 一种基于电平宽度提取的锁相加速电路及锁相环系统 | |
CN106817126B (zh) | 一种输出频率范围宽锁频速度快的高精度数字锁频环 | |
CN104579330A (zh) | 一种锁相环的两步自动频率校准电路和方法 | |
CN113014254A (zh) | 锁相环电路 | |
Yang | Delay-locked loops-an overview | |
CN210899136U (zh) | 一种锁相环电路、芯片、电路板以及电子设备 | |
CN109547019A (zh) | 一种应用于宽调谐范围的双lc-vco结构锁相环及校准方法 | |
US8618972B1 (en) | Analog-to-digital signal conversion method and apparatus therefor | |
KR101563438B1 (ko) | 발진 주파수를 보정할 수 있는 주입 동기 주파수 분주기 | |
CN112042124A (zh) | 一种锁相环 | |
US20080036544A1 (en) | Method for adjusting oscillator in phase-locked loop and related frequency synthesizer | |
CN107846216B (zh) | 一种锁相环自校准电路 | |
US8816732B2 (en) | Capactive load PLL with calibration loop | |
US20090206895A1 (en) | Phase synchronization apparatus | |
US20110260760A1 (en) | Voltage control oscillator and control method thereof | |
CN107682007B (zh) | 基于双环路的快锁定低抖动的时钟数据恢复电路 | |
Chang et al. | A fast locking and low jitter delay-locked loop using DHDL | |
US8373465B1 (en) | Electronic device and method for phase locked loop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |