CN111968919A - Heat dissipation process of radio frequency module - Google Patents
Heat dissipation process of radio frequency module Download PDFInfo
- Publication number
- CN111968919A CN111968919A CN202010855285.2A CN202010855285A CN111968919A CN 111968919 A CN111968919 A CN 111968919A CN 202010855285 A CN202010855285 A CN 202010855285A CN 111968919 A CN111968919 A CN 111968919A
- Authority
- CN
- China
- Prior art keywords
- substrate
- heat dissipation
- side wall
- bonding pad
- radio frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000017525 heat dissipation Effects 0.000 title claims abstract description 81
- 238000000034 method Methods 0.000 title claims abstract description 45
- 230000008569 process Effects 0.000 title claims abstract description 45
- 239000000758 substrate Substances 0.000 claims abstract description 105
- 238000004519 manufacturing process Methods 0.000 claims abstract description 29
- 229910052751 metal Inorganic materials 0.000 claims abstract description 20
- 239000002184 metal Substances 0.000 claims abstract description 20
- 239000007788 liquid Substances 0.000 claims abstract description 18
- 238000001312 dry etching Methods 0.000 claims abstract description 14
- 238000005520 cutting process Methods 0.000 claims abstract description 4
- 229910052802 copper Inorganic materials 0.000 claims description 46
- 239000010949 copper Substances 0.000 claims description 46
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 45
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 21
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 21
- 238000001259 photo etching Methods 0.000 claims description 15
- 238000009713 electroplating Methods 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 12
- 229910052782 aluminium Inorganic materials 0.000 claims description 11
- 229910052759 nickel Inorganic materials 0.000 claims description 11
- 229910052763 palladium Inorganic materials 0.000 claims description 11
- 229910052709 silver Inorganic materials 0.000 claims description 11
- 229910052718 tin Inorganic materials 0.000 claims description 11
- 229910052719 titanium Inorganic materials 0.000 claims description 11
- 239000010936 titanium Substances 0.000 claims description 11
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 10
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 10
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 10
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 10
- 229910052737 gold Inorganic materials 0.000 claims description 10
- 239000010931 gold Substances 0.000 claims description 10
- 239000004332 silver Substances 0.000 claims description 10
- 229910052716 thallium Inorganic materials 0.000 claims description 10
- BKVIYDNLLOSFOA-UHFFFAOYSA-N thallium Chemical compound [Tl] BKVIYDNLLOSFOA-UHFFFAOYSA-N 0.000 claims description 10
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 4
- 239000000463 material Substances 0.000 claims description 4
- 238000002161 passivation Methods 0.000 claims description 3
- 230000007704 transition Effects 0.000 claims description 3
- 239000010944 silver (metal) Substances 0.000 claims 1
- 238000003466 welding Methods 0.000 abstract description 3
- 230000009286 beneficial effect Effects 0.000 abstract 1
- 239000007769 metal material Substances 0.000 description 7
- 238000001704 evaporation Methods 0.000 description 5
- 230000008020 evaporation Effects 0.000 description 5
- 238000001755 magnetron sputter deposition Methods 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000001816 cooling Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000004831 Hot glue Substances 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
The invention provides a radio frequency module heat dissipation process, which comprises the following steps: (a) providing a substrate, forming a side wall bonding pad on the front surface of the substrate, and manufacturing a TSV conductive column, an RDL and an interconnection bonding pad; (b) forming a side wall bonding pad on the back surface of the substrate to form a second substrate; (c) dry etching the groove on the back surface of the substrate to expose the metal on the top of the TSV conductive column to form a third substrate; (d) embedding a chip in the groove on the back surface of the third substrate, and manufacturing an RDL and an interconnection bonding pad on the back surface of the third substrate to form a fourth substrate; (e) and providing a PCB and a heat dissipation pipe, cutting the fourth substrate into a single module, mounting the heat dissipation pipe on the back of the module, mounting a side wall bonding pad of the module and an interconnection bonding pad on one side of the PCB as patches, and filling circulating liquid in the heat dissipation pipe for heat dissipation to obtain the radio frequency module with heat dissipation capability. The radio frequency module heat dissipation process disclosed by the invention can realize a high-reliability heat dissipation function and is also beneficial to stable welding of the module.
Description
Technical Field
The invention relates to the technical field of semiconductors, in particular to a radio frequency module heat dissipation process.
Background
The microwave millimeter wave radio frequency integrated circuit technology is the basis of modern national defense weaponry and internet industry, and along with the rapid rise of the economy of internet plus such as intelligent communication, intelligent home, intelligent logistics, intelligent transportation and the like, the microwave millimeter wave radio frequency integrated circuit which bears the functions of data access and transmission also has huge practical requirements and potential markets.
However, for a high-frequency micro-system, the area of the antenna array is smaller and smaller, and the distance between the antennas needs to be kept within a certain range, so that the whole module has excellent communication capability. However, for an analog device chip such as a radio frequency chip, the area of the analog device chip cannot be reduced by the same magnification as that of a digital chip, so that a radio frequency micro system with a very high frequency will not have enough area to simultaneously place the PA/LNA, and the PA/LNA needs to be stacked or vertically placed.
For a vertically placed radio frequency module, a conventional process adopts a process of embedding a micro channel in a semiconductor to solve the problem of heat dissipation, but the process is complex and the reliability is poor.
Disclosure of Invention
The invention aims to overcome the defects in the prior art and provides a radio frequency module heat dissipation process which is high in reliability, good in heat dissipation performance and simple in process. The technical scheme adopted by the invention is as follows:
a radio frequency module heat dissipation process comprises the following steps:
(a) providing a substrate, wherein the substrate is provided with a corresponding substrate front side and a corresponding substrate back side, manufacturing a side wall interconnection groove on the substrate front side in a photoetching and dry etching mode, filling metal into the side wall interconnection groove to form a side wall bonding pad, and then manufacturing a TSV conductive column, a RDL (remote direct memory link) and an interconnection bonding pad on the substrate front side to form a first substrate;
(b) performing temporary bonding on the front surface of the substrate, thinning the back surface of the substrate, then manufacturing a side wall interconnection groove on the back surface of the substrate, filling metal into the side wall interconnection groove to form a side wall bonding pad, and forming a second substrate;
(c) dry etching the groove on the back surface of the substrate to expose the back surface of the TSV conductive column, depositing a passivation layer, and exposing the top metal of the TSV conductive column through photoetching and dry etching processes to form a third substrate;
(d) embedding a chip in the groove on the back of the third substrate, filling a gap between the chip and the groove, and then manufacturing an RDL (radio frequency identification) and an interconnection bonding pad on the back of the substrate to form a fourth substrate;
(e) providing a PCB and a heat dissipation guide pipe, detaching the temporary bonding on the front surface of the fourth substrate, cutting the fourth substrate into a single module, attaching the heat dissipation guide pipe with a micro-flow control on the back surface of the module, taking the heat dissipation guide pipe as a support, taking a side wall bonding pad of the module and an interconnection bonding pad on one side of the PCB as patches, and filling circulating liquid into the heat dissipation guide pipe for heat dissipation to obtain the radio frequency module with heat dissipation capability.
Preferably, in the radio frequency module heat dissipation process, the step (a) specifically includes:
(a1) forming a side wall interconnection groove on the substrate, depositing a first insulating layer on the substrate, manufacturing a first seed layer above the first insulating layer, electroplating copper to enable the side wall interconnection groove to be filled with copper to form a side wall bonding pad, and removing the copper on the surface of the substrate to enable only the copper of the side wall interconnection groove to be left on the surface of the substrate;
(a2) manufacturing TSV deep holes in the front side of the substrate through photoetching and etching processes;
(a3) depositing a second insulating layer on the front surface of the substrate, and manufacturing a second seed layer on the second insulating layer;
(a4) electroplating copper to fill the TSV deep holes with the copper, removing the copper on the surface of the substrate, and enabling only the copper in the TSV deep holes to remain on the surface of the substrate to form a TSV conductive column;
(a5) and manufacturing a third sub-layer on the second insulating layer, defining the RDL and the bonding pad position by photoetching, and manufacturing the RDL and the interconnection bonding pad by electroplating.
Preferably, in the radio frequency module heat dissipation process, the first insulating layer and the second insulating layer in the step (a) are both made of silicon oxide or silicon nitride, and the thickness is 0.01um to 100 um; the thicknesses of the first seed layer, the second seed layer and the third seed layer are 0.001-100 um, and the materials of the first seed layer, the second seed layer and the third seed layer are selected from one of titanium, copper, aluminum, silver, palladium, gold, thallium, tin and nickel; the length and width of the interconnected grooves on the side wall are 1um to 1000um, and the depth is 10um to 1000 um.
Preferably, the radio frequency module heat dissipation process, wherein the groove depth of step (c) is 10 um-1000 um.
Preferably, in the radio frequency module heat dissipation process, the interconnection pad is made of one material selected from titanium, copper, aluminum, silver, palladium, gold, thallium, tin and nickel.
Preferably, in the radio frequency module heat dissipation process, the heat dissipation pipe in the step (e) includes a first straight pipe, a transition pipe and a second straight pipe, the top end of the first straight pipe is closed, and the top end of the second straight pipe is provided with a liquid inlet and outlet.
Preferably, in the radio frequency module heat dissipation process, the heat dissipation conduit is a straight pipe, a liquid inlet and a liquid outlet are formed in the top end of the straight pipe, and the bottom end of the straight pipe is closed.
Preferably, radio frequency module heat dissipation technology, wherein, heat dissipation pipe thickness is 10um ~ 10000um, set up the microchannel in the heat dissipation pipe, 1um ~ 1000um of microchannel thickness, the inside circulating line that forms of heat dissipation pipe.
Preferably, in the radio frequency module heat dissipation process, the other side of the PCB board in the step (e) is attached with an antenna.
The invention has the advantages that: according to the radio frequency module heat dissipation technology, the independent metal heat dissipation micro-channel liquid cooling groove is formed in the bottom of the vertically placed module, and the micro-channel liquid cooling groove is fixed with the PCB, so that the high-reliability heat dissipation function can be realized, and stable welding of the module can be facilitated.
Drawings
Fig. 1 is a schematic diagram of forming a sidewall interconnection groove on the front surface of a substrate according to the present invention.
Fig. 2 is a schematic illustration of depositing a first insulating layer and a first seed layer on a substrate of the present invention.
Fig. 3 is a schematic view of a second substrate of the present invention.
Fig. 4 is a schematic view of a third substrate of the present invention.
Fig. 5 is a schematic view of a fourth substrate of the present invention.
FIG. 6 is a schematic view of a module backside mounted heat dissipation tube according to the present invention.
FIG. 7 is a schematic view of another structure of heat dissipation pipe mounted on the back surface of the module according to the present invention.
Fig. 8 is a schematic view of a radio frequency module with heat dissipation capability according to the present invention.
Fig. 9 is a schematic view of a radio frequency module with another structure having heat dissipation capability according to the present invention.
Detailed Description
The invention is further illustrated by the following specific figures and examples.
The first embodiment;
the radio frequency module heat dissipation process provided by the embodiment comprises the following steps:
(a) providing a substrate, wherein the substrate is provided with a corresponding substrate front side and a corresponding substrate back side, manufacturing a side wall interconnection groove on the substrate front side in a photoetching and dry etching mode, filling metal into the side wall interconnection groove to form a side wall bonding pad, and then manufacturing a TSV conductive column, a RDL (remote direct memory link) and an interconnection bonding pad on the substrate front side to form a first substrate;
the step (a) is specifically as follows:
(a1) forming a side wall interconnection groove on the front surface of a substrate, wherein the length and width of the groove are in the range of 1um to 1000um and the depth of the groove is in the range of 10um to 1000um as shown in fig. 1, depositing a first insulating layer on the substrate, manufacturing a first seed layer above the first insulating layer, electroplating copper to fill the side wall interconnection groove with the copper to form a side wall bonding pad, densifying at the temperature of 200-500 ℃ to ensure that the copper is denser, removing the copper on the surface of the substrate, only leaving the copper in the side wall interconnection groove on the surface of the substrate, removing the first insulating layer on the surface of the substrate by using a dry etching or wet etching process, and keeping the first insulating layer on the surface; the first insulating layer is silicon oxide or silicon nitride, or is directly thermally oxidized, and the thickness of the insulating layer ranges from 10nm to 100 um; a first seed layer is manufactured above the insulating layer through physical sputtering, magnetron sputtering or evaporation process, the thickness of the first seed layer ranges from 1nm to 100um, the first seed layer can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
(a2) as shown in fig. 3, through photoetching and etching processes, making TSV deep holes on the front surface of the substrate, wherein the diameter range of the deep holes is 1 um-1000 um, and the depth is 10 um-1000 um;
(a3) depositing a second insulating layer on the front surface of the substrate, and manufacturing a second seed layer on the second insulating layer;
the second insulating layer is silicon oxide or silicon nitride, or is directly thermally oxidized, and the thickness of the insulating layer ranges from 10nm to 100 um; a second seed layer is manufactured above the second insulating layer through physical sputtering, magnetron sputtering or evaporation process, the thickness of the seed layer ranges from 1nm to 100um, the seed layer can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
(a4) electroplating copper 104 to fill the TSV deep holes with copper, densifying at 200-500 ℃ to make the copper more compact, removing the copper on the surface of the silicon wafer, and removing the copper on the surface of the substrate to make only the copper in the TSV deep holes left on the surface of the substrate form TSV conductive columns; electroplating copper 104, wherein the second insulating layer on the surface of the substrate can be removed by a dry etching or wet etching process; the insulating layer on the surface of the silicon chip can also be reserved;
(a5) and manufacturing a third sub-layer on the second insulating layer, defining the RDL and the bonding pad position by photoetching, and manufacturing the RDL and the interconnection bonding pad by electroplating.
Firstly, a third sublayer is manufactured above the second insulating layer through physical sputtering, magnetron sputtering or evaporation process, the thickness of the third sublayer ranges from 1nm to 100um, the third sublayer can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
then, defining the RDL and the position of a bonding pad by photoetching, and electroplating to obtain the RDL and bonding pad metal 105, wherein the thickness of the metal ranges from 1um to 100um, the metal can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
(b) performing temporary bonding on the front surface of the substrate, thinning the back surface of the substrate, then manufacturing a side wall interconnection groove on the back surface of the substrate, filling metal into the side wall interconnection groove to form a side wall bonding pad, and forming a second substrate;
as shown in fig. 3, the front side of the substrate is temporarily bonded, then the back side of the wafer is thinned, and a sidewall interconnection groove is formed on the back side of the substrate by photolithography and etching processes, wherein the length and width of the groove are in the range of 1um to 1000um, and the depth of the groove is in the range of 10um to 1000 um;
depositing an insulating layer such as silicon oxide or silicon nitride on the back surface of the substrate, or directly thermally oxidizing, wherein the thickness of the insulating layer is in the range of 10nm to 100 um; a seed layer is manufactured above the insulating layer through physical sputtering, magnetron sputtering or evaporation process, the thickness of the seed layer ranges from 1nm to 100um, the seed layer can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
electroplating copper to fill the side wall interconnection groove with copper metal, and densifying at 200-500 ℃ to make the copper denser; copper chemical mechanical polishing is carried out to remove the copper on the surface of the substrate, so that only copper filling is left on the surface of the substrate; the insulating layer on the surface of the substrate can be removed by a dry etching or wet etching process; the insulating layer on the surface of the silicon chip can also be reserved;
(c) dry etching the groove on the back surface of the substrate to expose the back surface of the TSV conductive column, depositing a passivation layer, and exposing the top metal of the TSV conductive column through photoetching and dry etching processes to form a third substrate;
as shown in fig. 4, the groove 106 is dry etched, and the depth of the groove ranges from 10um to 1000 um; enabling the back surface of the TSV conductive column to expose, depositing a silicon oxide or silicon nitride insulating layer, and then exposing the metal on the top of the TSV through photoetching and dry etching processes;
(d) embedding a chip in the groove on the back of the third substrate, filling a gap between the chip and the groove, and then manufacturing an RDL (radio frequency identification) and an interconnection bonding pad on the back of the substrate to form a fourth substrate;
as shown in fig. 5, the chip 107 is embedded in the groove on the back surface of the third substrate, and the bottom of the chip is fixed by hot melt adhesive.
Filling a gap between the chip and the groove by using a glue spraying process, and then manufacturing a seed layer above the insulating layer by using a physical sputtering, magnetron sputtering or evaporation process, wherein the thickness of the seed layer ranges from 1nm to 100um, the seed layer can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
then, photoetching and defining the RDL and the position of a bonding pad on the back surface of the substrate, and electroplating to prepare the RDL and an interconnection bonding pad, wherein the thickness of the metal ranges from 1um to 100um, the metal can be one layer or multiple layers, and the metal material can be titanium, copper, aluminum, silver, palladium, gold, thallium, tin, nickel and the like;
(e) providing a PCB and a heat dissipation guide pipe, detaching the temporary bonding on the front surface of the fourth substrate, cutting the fourth substrate into a single module, attaching the heat dissipation guide pipe with a micro-flow control on the back surface of the module, taking the heat dissipation guide pipe as a support, taking a side wall bonding pad of the module and an interconnection bonding pad on one side of the PCB as patches, and filling circulating liquid into the heat dissipation guide pipe for heat dissipation to obtain the radio frequency module with heat dissipation capability.
As shown in fig. 6, the temporary bonding on the front side of the fourth substrate is removed, the fourth substrate is cut into a single module, and the back side of the module is attached with the heat dissipation conduit with the micro-fluidic circuit;
the heat dissipation conduit 108 is made of copper or metal with thermal expansion coefficient equivalent to that of silicon, the thickness of the heat dissipation conduit is 10um to 10000um, a micro channel 109 is arranged in the heat dissipation conduit, and the thickness of the micro channel is 1um to 1000 um; the heat dissipation guide pipe comprises a first straight pipe, a transition pipe and a second straight pipe, wherein the top end of the first straight pipe is closed, the top end of the second straight pipe is provided with a liquid inlet and outlet, and a circulating pipeline is formed inside the second straight pipe;
as shown in fig. 7, the heat dissipation conduit is a straight conduit, the top end of the straight conduit is provided with a liquid inlet and outlet, the bottom end of the straight conduit is closed, heat conduction liquid enters and flows out from a top channel, and a circulation pipeline is formed inside the heat conduction liquid.
As shown in fig. 8 or 9, the heat dissipation pipe is used as a support, the pads on the side wall of the module and the interconnection pads on one side of the PCB are used as patches, the antenna is attached to the other side of the PCB, and the heat dissipation pipe is filled with circulating liquid for heat dissipation, so as to obtain the radio frequency module with heat dissipation capability.
According to the radio frequency module heat dissipation technology, the independent metal heat dissipation micro-channel liquid cooling groove is formed in the bottom of the vertically placed module, and the micro-channel liquid cooling groove is fixed with the PCB, so that the high-reliability heat dissipation function can be realized, and stable welding of the module can be facilitated.
Finally, it should be noted that the above embodiments are only for illustrating the technical solutions of the present invention and not for limiting, and although the present invention has been described in detail with reference to examples, it should be understood by those skilled in the art that modifications or equivalent substitutions may be made on the technical solutions of the present invention without departing from the spirit and scope of the technical solutions of the present invention, which should be covered by the claims of the present invention.
Claims (9)
1. A radio frequency module heat dissipation process is characterized by comprising the following steps:
(a) providing a substrate, wherein the substrate is provided with a corresponding substrate front side and a corresponding substrate back side, manufacturing a side wall interconnection groove on the substrate front side in a photoetching and dry etching mode, filling metal into the side wall interconnection groove to form a side wall bonding pad, and then manufacturing a TSV conductive column, a RDL (remote direct memory link) and an interconnection bonding pad on the substrate front side to form a first substrate;
(b) performing temporary bonding on the front surface of the substrate, thinning the back surface of the substrate, then manufacturing a side wall interconnection groove on the back surface of the substrate, filling metal into the side wall interconnection groove to form a side wall bonding pad, and forming a second substrate;
(c) dry etching the groove on the back surface of the substrate to expose the back surface of the TSV conductive column, depositing a passivation layer, and exposing the top metal of the TSV conductive column through photoetching and dry etching processes to form a third substrate;
(d) embedding a chip in the groove on the back of the third substrate, filling a gap between the chip and the groove, and then manufacturing an RDL (radio frequency identification) and an interconnection bonding pad on the back of the substrate to form a fourth substrate;
(e) providing a PCB and a heat dissipation guide pipe, detaching the temporary bonding on the front surface of the fourth substrate, cutting the fourth substrate into a single module, attaching the heat dissipation guide pipe with a micro-flow control on the back surface of the module, taking the heat dissipation guide pipe as a support, taking a side wall bonding pad of the module and an interconnection bonding pad on one side of the PCB as patches, and filling circulating liquid into the heat dissipation guide pipe for heat dissipation to obtain the radio frequency module with heat dissipation capability.
2. The radio frequency module heat dissipation process of claim 1, wherein the step (a) specifically comprises:
(a1) forming a side wall interconnection groove on the substrate, depositing a first insulating layer on the substrate, manufacturing a first seed layer above the first insulating layer, electroplating copper to enable the side wall interconnection groove to be filled with copper to form a side wall bonding pad, and removing the copper on the surface of the substrate to enable only the copper of the side wall interconnection groove to be left on the surface of the substrate;
(a2) manufacturing TSV deep holes in the front side of the substrate through photoetching and etching processes;
(a3) depositing a second insulating layer on the front surface of the substrate, and manufacturing a second seed layer on the second insulating layer;
(a4) electroplating copper to fill the TSV deep holes with the copper, removing the copper on the surface of the substrate, and enabling only the copper in the TSV deep holes to remain on the surface of the substrate to form a TSV conductive column;
(a5) and manufacturing a third sub-layer on the second insulating layer, defining the RDL and the bonding pad position by photoetching, and manufacturing the RDL and the interconnection bonding pad by electroplating.
3. The radio frequency module heat dissipation process of claim 2, wherein the first insulating layer and the second insulating layer in step (a) are made of silicon oxide or silicon nitride, and the thickness is 0.01um to 100 um; the thicknesses of the first seed layer, the second seed layer and the third seed layer are 0.001-100 um, and the materials of the first seed layer, the second seed layer and the third seed layer are selected from one of titanium, copper, aluminum, silver, palladium, gold, thallium, tin and nickel; the length and width of the interconnected grooves on the side wall are 1um to 1000um, and the depth is 10um to 1000 um.
4. The radio frequency module heat dissipation process of claim 1, wherein the depth of the recess in step (c) is 10um to 1000 um.
5. The RF module heat dissipation process of claim 1 or 2, wherein the interconnection pad is made of a material selected from the group consisting of Ti, Cu, Al, Ag, Pd, Au, Tl, Sn, and Ni.
6. The rf module heat dissipation process of claim 1, wherein the heat dissipation conduit of step (e) comprises a first straight tube, a transition tube and a second straight tube, wherein the top end of the first straight tube is closed, and the top end of the second straight tube is provided with a liquid inlet and outlet.
7. The radio frequency module heat dissipation process of claim 1, wherein the heat dissipation conduit is a straight tube, a liquid inlet and outlet is disposed at a top end of the straight tube, and a bottom end of the straight tube is closed.
8. The RF module heat dissipation process of claim 6 or 7, wherein the heat dissipation conduit has a thickness of 10um to 10000um, and a micro channel is disposed in the heat dissipation conduit, and has a thickness of 1um to 1000um, and a circulation channel is formed inside the heat dissipation conduit.
9. The radio frequency module heat dissipation process of claim 1, wherein step (e) mounts an antenna on the other side of the PCB.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010855285.2A CN111968919B (en) | 2020-08-24 | 2020-08-24 | Heat dissipation process of radio frequency module |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010855285.2A CN111968919B (en) | 2020-08-24 | 2020-08-24 | Heat dissipation process of radio frequency module |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111968919A true CN111968919A (en) | 2020-11-20 |
CN111968919B CN111968919B (en) | 2022-02-25 |
Family
ID=73390694
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010855285.2A Active CN111968919B (en) | 2020-08-24 | 2020-08-24 | Heat dissipation process of radio frequency module |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111968919B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115116991A (en) * | 2022-08-29 | 2022-09-27 | 威海艾迪科电子科技股份有限公司 | Sensor and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101872826A (en) * | 2010-05-28 | 2010-10-27 | 符建 | Liquid metal heat radiation based high-power LED light source of threaded connection structure |
CN102487052A (en) * | 2010-12-03 | 2012-06-06 | 北京有色金属研究总院 | Composite material packaging assembly with integration of chip substrate, heat sink and substrate and manufacture method thereof |
US20160343639A1 (en) * | 2015-05-22 | 2016-11-24 | Micron Technology, Inc. | Seminconductor device assembly with vapor chamber |
CN110038655A (en) * | 2019-05-20 | 2019-07-23 | 徐州昊洋生物科技有限公司 | A kind of microfluidic control chip and system |
-
2020
- 2020-08-24 CN CN202010855285.2A patent/CN111968919B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101872826A (en) * | 2010-05-28 | 2010-10-27 | 符建 | Liquid metal heat radiation based high-power LED light source of threaded connection structure |
CN102487052A (en) * | 2010-12-03 | 2012-06-06 | 北京有色金属研究总院 | Composite material packaging assembly with integration of chip substrate, heat sink and substrate and manufacture method thereof |
US20160343639A1 (en) * | 2015-05-22 | 2016-11-24 | Micron Technology, Inc. | Seminconductor device assembly with vapor chamber |
CN110038655A (en) * | 2019-05-20 | 2019-07-23 | 徐州昊洋生物科技有限公司 | A kind of microfluidic control chip and system |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115116991A (en) * | 2022-08-29 | 2022-09-27 | 威海艾迪科电子科技股份有限公司 | Sensor and manufacturing method thereof |
CN115116991B (en) * | 2022-08-29 | 2022-11-04 | 威海艾迪科电子科技股份有限公司 | Sensor and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN111968919B (en) | 2022-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110010570B (en) | Manufacturing process of radio frequency micro-system assembly for liquid immersion heat dissipation | |
CN110010546B (en) | Manufacturing process of phase change heat dissipation structure for vertically placing radio frequency module | |
CN110010574B (en) | Multilayer stacked longitudinally interconnected radio frequency structure and manufacturing method thereof | |
CN111952194B (en) | Liquid cooling and heat dissipation process for radio frequency chip | |
CN110010572B (en) | Large-flow liquid cooling radiator for system-level high-power module and manufacturing method thereof | |
CN110010491B (en) | Manufacturing process of cubic structure of multilayer stacked radio frequency microsystem | |
CN112203399A (en) | PCB assembly process with liquid heat dissipation function | |
CN101189718B (en) | Reduced inductance interconnect for enhanced microwave and millimeter-wave systems | |
CN111653489A (en) | Three-dimensional radio frequency module manufacturing method based on multilayer heat dissipation structure | |
CN112838011B (en) | Heat dissipation chip and manufacturing method thereof | |
CN111968943B (en) | Ultra-thin stacking method for radio frequency modules | |
CN111968944A (en) | Ultrathin stacking process for radio frequency module | |
CN111968919B (en) | Heat dissipation process of radio frequency module | |
CN110010573B (en) | Vertical placement liquid cooling heat dissipation structure of high-power radio frequency chip and manufacturing method thereof | |
CN111968921B (en) | PCB assembly mode with liquid heat dissipation function | |
CN112203398B (en) | Liquid cooling heat dissipation process for PCB | |
CN110010566B (en) | Liquid cooling heat dissipation radio frequency structure placed vertically and manufacturing method thereof | |
CN111243970A (en) | Chip embedding process in cavity | |
CN110190376B (en) | Radio frequency system-in-package module with antenna combined with liquid cooling heat dissipation structure and manufacturing method thereof | |
CN113066771A (en) | Multilayer stacks microsystem structure | |
CN110010504B (en) | Manufacturing process of radio frequency module with electromagnetic shielding function | |
CN110648962A (en) | Elbow interconnecting metal filling method | |
CN111341668A (en) | Method for embedding radio frequency chip in silicon cavity | |
CN113161306B (en) | Efficient heat dissipation structure of chip and preparation process thereof | |
CN110690131A (en) | Three-dimensional heterogeneous welding method with large bonding force |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |