CN111630528A - 类神经电路以及运作方法 - Google Patents
类神经电路以及运作方法 Download PDFInfo
- Publication number
- CN111630528A CN111630528A CN201980008013.4A CN201980008013A CN111630528A CN 111630528 A CN111630528 A CN 111630528A CN 201980008013 A CN201980008013 A CN 201980008013A CN 111630528 A CN111630528 A CN 111630528A
- Authority
- CN
- China
- Prior art keywords
- switch
- terminal
- circuit
- pulse signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/04—Architecture, e.g. interconnection topology
- G06N3/049—Temporal neural networks, e.g. delay elements, oscillating neurons or pulsed inputs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/061—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using biological neurons, e.g. biological neurons connected to an integrated circuit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/065—Analogue means
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biomedical Technology (AREA)
- Biophysics (AREA)
- Molecular Biology (AREA)
- Evolutionary Computation (AREA)
- General Physics & Mathematics (AREA)
- Computational Linguistics (AREA)
- General Health & Medical Sciences (AREA)
- Artificial Intelligence (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Neurology (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
- Electronic Switches (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2019/118796 WO2021092897A1 (zh) | 2019-11-15 | 2019-11-15 | 类神经电路以及运作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111630528A true CN111630528A (zh) | 2020-09-04 |
CN111630528B CN111630528B (zh) | 2023-08-29 |
Family
ID=72261119
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201980008013.4A Active CN111630528B (zh) | 2019-11-15 | 2019-11-15 | 类神经电路以及运作方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11551070B2 (zh) |
CN (1) | CN111630528B (zh) |
WO (1) | WO2021092897A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11580370B2 (en) * | 2019-11-15 | 2023-02-14 | Jiangsu Advanced Memory Technology Co., Ltd. | Artificial neuromorphic circuit and operation method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160350643A1 (en) * | 2015-05-26 | 2016-12-01 | International Business Machines Corporation | Neuron peripheral circuits for neuromorphic synaptic memory array based on neuron models |
CN106470023A (zh) * | 2015-08-18 | 2017-03-01 | 华为技术有限公司 | 神经模拟电路 |
US20170083810A1 (en) * | 2015-09-23 | 2017-03-23 | Politecnico Di Milano | Electronic Neuromorphic System, Synaptic Circuit With Resistive Switching Memory And Method Of Performing Spike-Timing Dependent Plasticity |
CN107111783A (zh) * | 2015-01-14 | 2017-08-29 | 国际商业机器公司 | 神经元存储器电路 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8447714B2 (en) | 2009-05-21 | 2013-05-21 | International Business Machines Corporation | System for electronic learning synapse with spike-timing dependent plasticity using phase change memory |
US8311965B2 (en) | 2009-11-18 | 2012-11-13 | International Business Machines Corporation | Area efficient neuromorphic circuits using field effect transistors (FET) and variable resistance material |
CN102543172B (zh) | 2012-02-27 | 2014-09-24 | 北京大学 | 一种适用于神经元电路的阻变忆阻器的控制方法 |
CN102610274B (zh) * | 2012-04-06 | 2014-10-15 | 电子科技大学 | 一种阻变突触权值调整电路 |
US20150278681A1 (en) * | 2014-04-01 | 2015-10-01 | Boise State University | Memory controlled circuit system and apparatus |
GB201419355D0 (en) | 2014-10-30 | 2014-12-17 | Ibm | Neuromorphic synapses |
US10318861B2 (en) | 2015-06-17 | 2019-06-11 | International Business Machines Corporation | Artificial neuron apparatus |
US10417559B2 (en) | 2015-06-22 | 2019-09-17 | International Business Machines Corporation | Communicating postsynaptic neuron fires to neuromorphic cores |
US10217046B2 (en) | 2015-06-29 | 2019-02-26 | International Business Machines Corporation | Neuromorphic processing devices |
US10268949B2 (en) | 2016-03-21 | 2019-04-23 | International Business Machines Corporation | Artificial neuron apparatus |
US10713562B2 (en) | 2016-06-18 | 2020-07-14 | International Business Machines Corporation | Neuromorphic memory circuit |
US10528865B2 (en) | 2016-06-21 | 2020-01-07 | International Business Machines Corporation | System to duplicate neuromorphic core functionality |
CN106447033B (zh) * | 2016-10-13 | 2023-07-25 | 中国科学院深圳先进技术研究院 | 神经元突触电路及神经元电路 |
CN106815636B (zh) | 2016-12-30 | 2019-03-05 | 华中科技大学 | 一种基于忆阻器的神经元电路 |
KR20190007642A (ko) | 2017-07-13 | 2019-01-23 | 에스케이하이닉스 주식회사 | 다수의 시냅스 블록들을 갖는 뉴로모픽 소자 |
US11308382B2 (en) | 2017-08-25 | 2022-04-19 | International Business Machines Corporation | Neuromorphic synapses |
CN109727678A (zh) | 2017-10-28 | 2019-05-07 | 徐志强 | 可变神经元、突触模拟装置及模拟基底神经环路 |
CN108921290B (zh) | 2018-06-29 | 2020-11-24 | 清华大学 | 神经突触单元电路、神经网络电路和信息处理系统 |
CN110188873B (zh) | 2019-07-08 | 2024-01-19 | 中国人民解放军陆军工程大学 | 前馈网络拓扑数模混合神经网络电路 |
US11580370B2 (en) * | 2019-11-15 | 2023-02-14 | Jiangsu Advanced Memory Technology Co., Ltd. | Artificial neuromorphic circuit and operation method |
-
2019
- 2019-11-15 US US16/772,165 patent/US11551070B2/en active Active
- 2019-11-15 CN CN201980008013.4A patent/CN111630528B/zh active Active
- 2019-11-15 WO PCT/CN2019/118796 patent/WO2021092897A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107111783A (zh) * | 2015-01-14 | 2017-08-29 | 国际商业机器公司 | 神经元存储器电路 |
US20160350643A1 (en) * | 2015-05-26 | 2016-12-01 | International Business Machines Corporation | Neuron peripheral circuits for neuromorphic synaptic memory array based on neuron models |
CN106470023A (zh) * | 2015-08-18 | 2017-03-01 | 华为技术有限公司 | 神经模拟电路 |
US20170083810A1 (en) * | 2015-09-23 | 2017-03-23 | Politecnico Di Milano | Electronic Neuromorphic System, Synaptic Circuit With Resistive Switching Memory And Method Of Performing Spike-Timing Dependent Plasticity |
Also Published As
Publication number | Publication date |
---|---|
US11551070B2 (en) | 2023-01-10 |
US20210406651A1 (en) | 2021-12-30 |
CN111630528B (zh) | 2023-08-29 |
WO2021092897A1 (zh) | 2021-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102610274B (zh) | 一种阻变突触权值调整电路 | |
JP5420066B2 (ja) | 相変化メモリを用いたスパイク・タイミング依存可塑性を有する電子学習シナプス | |
KR20140141778A (ko) | Stdp 동작을 위한 시냅스 회로 및 시냅스 회로를 포함하는 뉴로모픽 시스템 | |
US9208434B2 (en) | Neuromorphic system exploiting the intrinsic characteristics of memory cells | |
KR20130036318A (ko) | Stdp 및 도파민 시그널을 갖는 3―멤리스터 시냅스에 대한 방법들 및 시스템들 | |
US10671911B2 (en) | Current mirror scheme for an integrating neuron circuit | |
KR20200007223A (ko) | 뉴런 회로 | |
CN110428050B (zh) | 一种基于忆阻器实现多样化stdp学习规则的突触仿生电路 | |
KR102026332B1 (ko) | 뉴런 모방 회로 | |
US11580370B2 (en) | Artificial neuromorphic circuit and operation method | |
CN111615707B (zh) | 类神经电路以及运作方法 | |
JP6989552B2 (ja) | ニューラルネットワーク装置 | |
CN111630528A (zh) | 类神经电路以及运作方法 | |
EP2811453B1 (en) | Visual cortical circuit apparatus | |
KR102584868B1 (ko) | 온칩 학습이 가능한 뉴로모픽 아키텍쳐 | |
CN210924659U (zh) | 类神经电路 | |
CN210924660U (zh) | 类神经电路 | |
CN210924661U (zh) | 类神经电路 | |
CN210924658U (zh) | 类神经电路 | |
CN111291879B (zh) | 一种具备习惯化与敏感化的信号发生装置 | |
US11468307B2 (en) | Artificial neuromorphic circuit and operation method | |
Shin et al. | Neuronal spike event generation by memristors | |
WO2019188160A1 (ja) | 積和演算装置及び積和演算方法 | |
Satyaraj et al. | A simple PSTDP circuit for Analog Implementation of Spiking Neural Networks | |
US20220269932A1 (en) | Synaptic circuit and neural networking apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: 802, unit 4, floor 8, building 2, yard 9, FengHao East Road, Haidian District, Beijing Applicant after: Beijing times full core storage technology Co.,Ltd. Applicant after: QUANXIN TECHNOLOGY Co.,Ltd. Address before: 223300 No. 601 East Changjiang Road, Huaiyin District, Huaian City, Jiangsu Province Applicant before: JIANGSU ADVANCED MEMORY TECHNOLOGY Co.,Ltd. Applicant before: QUANXIN TECHNOLOGY Co.,Ltd. |
|
CB02 | Change of applicant information | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20221130 Address after: 802, unit 4, floor 8, building 2, yard 9, FengHao East Road, Haidian District, Beijing Applicant after: Beijing times full core storage technology Co.,Ltd. Address before: Room 802, unit 4, floor 8, building 2, yard 9, FengHao East Road, Haidian District, Beijing 100094 Applicant before: Beijing times full core storage technology Co.,Ltd. Applicant before: QUANXIN TECHNOLOGY Co.,Ltd. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant |