CN110546707A - 内存刷新技术及计算机系统 - Google Patents

内存刷新技术及计算机系统 Download PDF

Info

Publication number
CN110546707A
CN110546707A CN201780089579.5A CN201780089579A CN110546707A CN 110546707 A CN110546707 A CN 110546707A CN 201780089579 A CN201780089579 A CN 201780089579A CN 110546707 A CN110546707 A CN 110546707A
Authority
CN
China
Prior art keywords
rank
refresh
memory
threshold
memory controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201780089579.5A
Other languages
English (en)
Other versions
CN110546707B (zh
Inventor
胡杏
梁传增
肖世海
王侃文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN110546707A publication Critical patent/CN110546707A/zh
Application granted granted Critical
Publication of CN110546707B publication Critical patent/CN110546707B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1636—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using refresh
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40611—External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40618—Refresh operations over multiple banks or interleaving
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

一种内存刷新技术及计算机系统，所述内存刷新技术应用于包括内存控制器以及动态随机存取存储器DRAM的计算机系统中，根据所述内存刷新技术，所述内存控制器接收访存请求，当接收的访存请求中访问所述DRAM中的第一rank的访存请求的数量大于0且小于第二阈值时，所述内存控制器对所述第一rank进行刷新。该方法使得即使第一rank无法处于空闲状态，也能够及时得到刷新。从而降低了因为延迟刷新而产生的被动刷新次数的增加对计算机系统性能的影响，提高内存刷新的灵活性，减少了刷新开销。

Description

PCT国内申请，说明书已公开。

Claims (28)

  1. PCT国内申请，权利要求书已公开。
CN201780089579.5A 2017-04-14 2017-04-14 内存刷新技术及计算机系统 Active CN110546707B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/080640 WO2018188085A1 (zh) 2017-04-14 2017-04-14 内存刷新技术及计算机系统

Publications (2)

Publication Number Publication Date
CN110546707A true CN110546707A (zh) 2019-12-06
CN110546707B CN110546707B (zh) 2021-10-19

Family

ID=63792104

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780089579.5A Active CN110546707B (zh) 2017-04-14 2017-04-14 内存刷新技术及计算机系统

Country Status (10)

Country Link
US (1) US20200066330A1 (zh)
EP (1) EP3605542B1 (zh)
JP (1) JP7043515B2 (zh)
KR (1) KR102258360B1 (zh)
CN (1) CN110546707B (zh)
AU (1) AU2017409368B2 (zh)
BR (1) BR112019021554B1 (zh)
CA (1) CA3058778C (zh)
SG (1) SG11201908892TA (zh)
WO (1) WO2018188085A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113741820A (zh) * 2021-09-18 2021-12-03 青岛海信传媒网络技术有限公司 一种数据从内存刷新到eMMC存储器的方法及显示设备
CN115148248A (zh) * 2022-09-06 2022-10-04 北京奎芯集成电路设计有限公司 基于深度学习的dram刷新方法和装置

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11244717B2 (en) 2019-12-02 2022-02-08 Micron Technology, Inc. Write operation techniques for memory systems
KR20220031793A (ko) 2020-09-03 2022-03-14 삼성전자주식회사 메모리 장치, 그것을 포함하는 메모리 시스템, 그것을 제어하는 제어기 및 그것의 동작 방법
US11798604B2 (en) * 2021-09-01 2023-10-24 Dell Products L.P. Memory architecture having ranks with variable data widths
US20230236653A1 (en) * 2022-01-26 2023-07-27 Samsung Electronics Co.,Ltd. Power reduction for systems having multiple ranks of memory
US20230359373A1 (en) * 2022-05-03 2023-11-09 Qualcomm Incorporated Selective refresh for memory devices

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010211864A (ja) * 2009-03-11 2010-09-24 Renesas Electronics Corp メモリ制御装置
US20130173858A1 (en) * 2011-11-28 2013-07-04 International Business Machines Corporation Method for Scheduling Memory Refresh Operations Including Power States
US8909874B2 (en) * 2012-02-13 2014-12-09 International Business Machines Corporation Memory reorder queue biasing preceding high latency operations
US9576637B1 (en) * 2016-05-25 2017-02-21 Advanced Micro Devices, Inc. Fine granularity refresh
US9966129B1 (en) * 2017-02-16 2018-05-08 Via Alliance Semiconductor Co., Ltd. Controller and control method for dynamic random access memory
US10236035B1 (en) * 2017-12-04 2019-03-19 Nanya Technology Corporation DRAM memory device adjustable refresh rate method to alleviate effects of row hammer events
CN110520929A (zh) * 2017-04-14 2019-11-29 华为技术有限公司 内存刷新技术及计算机系统

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0349094A (ja) * 1989-07-18 1991-03-01 Toshiba Corp メモリ制御装置
JPH10149311A (ja) * 1996-11-20 1998-06-02 Ricoh Co Ltd メモリ制御装置
JP4154010B2 (ja) * 1997-07-17 2008-09-24 キヤノン株式会社 メモリ制御装置およびメモリ制御方法
CN101000798B (zh) * 2007-01-12 2010-05-19 威盛电子股份有限公司 存储器刷新方法及存储器刷新系统
JPWO2009139109A1 (ja) 2008-05-13 2011-09-15 パナソニック株式会社 メモリ制御装置、およびこれを備えた情報処理装置
US8639874B2 (en) * 2008-12-22 2014-01-28 International Business Machines Corporation Power management of a spare DRAM on a buffered DIMM by issuing a power on/off command to the DRAM device
US8489807B2 (en) * 2010-12-03 2013-07-16 International Business Machines Corporation Techniques for performing refresh operations in high-density memories
US8775725B2 (en) 2010-12-06 2014-07-08 Intel Corporation Memory device refresh commands on the fly
US9269418B2 (en) * 2012-02-06 2016-02-23 Arm Limited Apparatus and method for controlling refreshing of data in a DRAM
US9196347B2 (en) * 2013-03-14 2015-11-24 International Business Machines Corporation DRAM controller for variable refresh operation timing
CN104143355B (zh) * 2013-05-09 2018-01-23 华为技术有限公司 一种刷新动态随机存取存储器的方法和装置
CN105280215B (zh) * 2014-06-09 2018-01-23 华为技术有限公司 动态随机存取存储器dram的刷新方法、设备以及系统
US9685219B2 (en) * 2015-05-13 2017-06-20 Samsung Electronics Co., Ltd. Semiconductor memory device for deconcentrating refresh commands and system including the same
US10969997B2 (en) * 2018-11-07 2021-04-06 Intel Corporation Memory controller that filters a count of row activate commands collectively sent to a set of memory banks

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010211864A (ja) * 2009-03-11 2010-09-24 Renesas Electronics Corp メモリ制御装置
US20130173858A1 (en) * 2011-11-28 2013-07-04 International Business Machines Corporation Method for Scheduling Memory Refresh Operations Including Power States
JP2015501999A (ja) * 2011-11-28 2015-01-19 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ リフレッシュ動作を実行するための方法、コンピュータ可読媒体、および装置
US8909874B2 (en) * 2012-02-13 2014-12-09 International Business Machines Corporation Memory reorder queue biasing preceding high latency operations
US9576637B1 (en) * 2016-05-25 2017-02-21 Advanced Micro Devices, Inc. Fine granularity refresh
US9966129B1 (en) * 2017-02-16 2018-05-08 Via Alliance Semiconductor Co., Ltd. Controller and control method for dynamic random access memory
CN110520929A (zh) * 2017-04-14 2019-11-29 华为技术有限公司 内存刷新技术及计算机系统
US10236035B1 (en) * 2017-12-04 2019-03-19 Nanya Technology Corporation DRAM memory device adjustable refresh rate method to alleviate effects of row hammer events

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113741820A (zh) * 2021-09-18 2021-12-03 青岛海信传媒网络技术有限公司 一种数据从内存刷新到eMMC存储器的方法及显示设备
CN113741820B (zh) * 2021-09-18 2023-10-03 青岛海信传媒网络技术有限公司 一种数据从内存刷新到eMMC存储器的方法及显示设备
CN115148248A (zh) * 2022-09-06 2022-10-04 北京奎芯集成电路设计有限公司 基于深度学习的dram刷新方法和装置

Also Published As

Publication number Publication date
EP3605542B1 (en) 2021-07-21
EP3605542A4 (en) 2020-05-20
BR112019021554A2 (pt) 2020-05-12
US20200066330A1 (en) 2020-02-27
CA3058778A1 (en) 2018-10-18
WO2018188085A1 (zh) 2018-10-18
AU2017409368B2 (en) 2022-07-07
SG11201908892TA (en) 2019-11-28
AU2017409368A1 (en) 2019-10-24
KR102258360B1 (ko) 2021-05-31
CA3058778C (en) 2023-02-21
CN110546707B (zh) 2021-10-19
BR112019021554B1 (pt) 2024-02-27
KR20190126888A (ko) 2019-11-12
JP7043515B2 (ja) 2022-03-29
EP3605542A1 (en) 2020-02-05
JP2020517024A (ja) 2020-06-11

Similar Documents

Publication Publication Date Title
CN110546707B (zh) 内存刷新技术及计算机系统
CN110520929B (zh) 内存刷新方法、装置及计算机系统
US7496777B2 (en) Power throttling in a memory system
US8539146B2 (en) Apparatus for scheduling memory refresh operations including power states
WO2022155970A1 (zh) 一种内存控制方法及内存控制装置
WO2019022837A1 (en) MINIMAL REDUCTION IN PERFORMANCE DEGRADATION DUE TO REFRESH OPERATIONS IN MEMORY SUBSYSTEMS
CN110556139B (zh) 用以控制存储器的电路及相关的方法
WO2019141050A1 (zh) 一种刷新处理方法、装置、系统及内存控制器
US10031884B2 (en) Storage apparatus and method for processing plurality of pieces of client data
CN111158585B (zh) 一种内存控制器刷新优化方法、装置、设备和存储介质
WO2022178772A1 (zh) 一种存储器的刷新方法、存储器、控制器及存储系统
CN113946435A (zh) 内存管理技术及计算机系统
US20230152977A1 (en) Memory Management Technology and Computer System
CN115686383B (zh) 存储器的控制方法和控制器以及芯片系统
US20240071461A1 (en) Adaptive Memory Registers
CN115221080A (zh) 存储装置、数据处理的方法及系统
WO2023182992A1 (en) Efficient dram refresh management using graded refresh alert levels

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant