CN110504312B - Transverse IGBT with short circuit self-protection capability - Google Patents
Transverse IGBT with short circuit self-protection capability Download PDFInfo
- Publication number
- CN110504312B CN110504312B CN201910806766.1A CN201910806766A CN110504312B CN 110504312 B CN110504312 B CN 110504312B CN 201910806766 A CN201910806766 A CN 201910806766A CN 110504312 B CN110504312 B CN 110504312B
- Authority
- CN
- China
- Prior art keywords
- region
- type
- dielectric layer
- layer
- gate electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 11
- 239000002184 metal Substances 0.000 claims description 95
- 238000002955 isolation Methods 0.000 claims description 29
- 238000000926 separation method Methods 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 210000003850 cellular structure Anatomy 0.000 claims 2
- 230000010354 integration Effects 0.000 abstract description 5
- 238000010586 diagram Methods 0.000 description 14
- 239000000463 material Substances 0.000 description 4
- 229910003465 moissanite Inorganic materials 0.000 description 4
- 229910010271 silicon carbide Inorganic materials 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 229910002601 GaN Inorganic materials 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The invention belongs to the technical field of power semiconductor devices, and relates to a transverse IGBT with short-circuit self-protection capability. According to the transverse IGBT structure with the short-circuit self-protection capability, the PMOS structure and the NMOS structure are integrated on the basis of the traditional IGBT structure, and meanwhile, the diode and the resistor are matched for use, so that a short-circuit self-protection circuit can be formed to protect an IGBT device, when the IGBT is short-circuited, the protection circuit enables a low-resistance path to be formed between a gate electrode and an emitter electrode of the IGBT, the voltage drop on the gate electrode is reduced, the short-circuit current is reduced, the device is prevented from being failed due to short circuit, the short-circuit protection mode is simple and efficient, the integration degree is high, the size is small, and the cost is low.
Description
Technical Field
The invention belongs to the technical field of power semiconductor devices, and relates to a transverse IGBT with short-circuit self-protection capability.
Technical Field
The Insulated Gate Bipolar Transistor (IGBT) is used as a new generation of power electronic device, and combines the advantages of a field effect transistor (MOSFET) and a bipolar crystal transistor (BJT), so that the IGBT has the advantages of easy driving of the MOSFET, low input impedance and high switching speed, and also has the advantages of high on-state current density, low on-state voltage, low loss and good stability of the BJT. Therefore, the high-power electronic circuit is developed into one of core electronic components in modern power electronic circuits and is widely applied to various fields of traffic, communication, household appliances and aerospace. The performance of the power electronic system is greatly improved by the application of the IGBT.
The lateral IGBT is widely concerned due to the characteristic of integration, and for a conventional lateral IGBT device (as shown in fig. 1), a protection circuit formed by dedicated components is generally used to protect the IGBT from short circuit. Detecting voltage V between collector and emitter of IGBT by using deviceceV at short circuit of IGBTceThe voltage rises sharply, and when the voltage exceeds a set value, the component device can turn off the IGBT to play a role in protection. The IGBT short-circuit protection circuit is generally protected by using dedicated components, however, the core technology is mastered by foreign companies,therefore, the protection circuit is high in cost and large in size, cannot meet the application requirements of low-cost and small-size products, and is long in detection process period, slow in response and multiple in problems.
Disclosure of Invention
The invention provides a transverse IGBT structure with short-circuit self-protection capability in order to overcome the defects of the conventional transverse IGBT short-circuit protection method.
The technical scheme of the invention is as follows:
a lateral IGBT structure with short-circuit self-protection capability, the schematic diagram of the cell structure of which is shown in fig. 2 (the cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 3, fig. 4 and fig. 5), comprising: the collector structure comprises a back collector metal 1, a P + type collector region 2, an N type field stop layer 3 and an N-type drift region 4 which are sequentially stacked from bottom to top; the method is characterized in that: a trench structure and an N-type field stop layer are arranged above the N-drift region 4 and along the Z direction, wherein the trench structure comprises a gate dielectric layer 51, a gate electrode 61, a separation gate electrode 62, a separation gate dielectric layer 52 and an isolation dielectric layer 53; an N-type charge storage layer 15 is arranged above the N-drift region 4 and on one side of the groove; a P-type base region 7 is arranged above the N-type charge storage layer 15 and along one side of the groove; a P + contact region 10 and an N + emitter region 9 which are mutually parallel and independent are arranged above the P-type base region 7 along the Z direction and one side of the groove; a P-type doping layer 18, an N-type buried layer 17 and a P-type buried layer 16 are arranged above the N-drift region 4 along the Z direction and along the other side of the trench; an N-type isolation layer 19 is arranged inside the P-type doped layer; a P-type trap 20 is arranged in the N-type isolation layer 19; a P + contact region 23, an N + source region 22 and an N + drain region 21 are arranged in the P-type trap 20 along the Z direction; a P + collector region 11 is arranged in the N-type field stop layer 8; a collector metal 14 is arranged above the P + collector region 11; a dielectric layer 12 and a dielectric layer 27 are arranged above the gate electrode 61, the gate dielectric layer 51 and the isolation dielectric layer 53; a dielectric layer 26 is arranged above the N + source region 22 and above the N + drain region 21; a gate dielectric layer 24 is arranged above the N + source region 22, the N + drain region 21 and the P-type trap 20; a gate electrode 25 is arranged above the gate dielectric layer 24; a contact metal 28 is arranged above the P + contact region 23 and above the N + source region 22; a contact metal 29 is arranged above the N + drain region 21; a contact metal 30 is arranged above the P-type doped layer 18; emitter metal 13 is arranged above the P + contact region 10, above the N + emitter region 9, above the separation gate electrode 62 and above the dielectric layer 12; the gate electrode 61 is shorted to the contact metal 29; a diode 32 and a resistor 33 are connected in series between the contact metal 30 and the emitter metal 13, the anode of the diode 32 is in short circuit with the contact metal 30, the cathode of the diode 32 is in short circuit with the resistor 33, one end of the resistor 33 is in short circuit with the cathode of the diode 32, and the other end of the resistor 33 is in short circuit with the emitter metal 13; the gate electrode 25 is shorted to the anode of the diode 32; the contact metal 28 is shorted to the cathode of the diode 32.
Further, a lateral IGBT structure with short-circuit self-protection capability has a schematic diagram of a cell structure as shown in fig. 6 (its cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 7, fig. 8 and fig. 9), and is characterized in that the N + isolation layer is replaced by an insulating dielectric layer 19.
Further, a schematic diagram of a cell structure of the lateral IGBT structure with short-circuit self-protection capability is shown in fig. 10 (its cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 11, fig. 12 and fig. 13), and is characterized in that a diode 32 is integrated on the surface of the device, the diode 32 is composed of a P-type semiconductor 201, an N-type semiconductor 202, an anode metal 35 and a cathode metal 36, and a dielectric layer 34 is used for isolating the diode from the device.
Further, a lateral IGBT structure with short-circuit self-protection capability, whose cell structure is schematically shown in fig. 14 (its cross-sectional views along the line AB, CD and EF are shown in fig. 15, 16 and 17), is characterized in that the split gate electrode 62 is made to be L-shaped and to half-surround the gate electrode 61.
Further, the semiconductor material of the lateral IGBT device in the invention adopts Si, SiC, GaAs or GaN, the groove filling material adopts polycrystalline Si, SiC, GaAs or GaN, and each part can adopt the same material or different material combinations.
Furthermore, the device structure is not only suitable for an IGBT device, but also suitable for an MOSFET device, and the P-type collector region 11 on the back of the device is replaced by an N + layer.
Working principle of the invention
When the emitter 13 is connected with a low potential, the collector 14 is connected with a high potential, and the gate electrode 61 is connected with a high potential which is larger than the threshold voltage, the device is in a forward conducting state, current flows away from the MOS channel of the IGBT, when the collector voltage continues to increase, the PMOS formed by the P-type buried layer 16, the N-type buried layer 17, the P-type doped layer 18 and the separation gate electrode 62 is opened, an extra path is provided for the current flow, a voltage drop is generated on the resistor 32 when the current flows through the resistor 32, when the device works in a stable state and the resistance value of the resistor 32 is set to ensure that the voltage drop on the resistor 32 is not small enough to invert the surface of the P trap 20 below the polycrystalline gate electrode 26, the NMOS formed by the N + source region 22, the P trap 20, the N + drain region 21 and the gate electrode 26 is in a non-conducting state, however, when the device is short-circuited, the current flowing through the, the voltage drop on the resistor 32 is increased, when the voltage drop on the resistor 32 is large enough to make the surface of the P trap 20 below the polycrystalline gate electrode 26 inverted, the integrated NOMS is turned on, so that a low-resistance path is formed between the gate electrode 61 and the emitter, the voltage drop on the gate electrode 61 is reduced along with the low-resistance path, the short-circuit current of the device is reduced, and the device is protected from being damaged due to short circuit.
The beneficial effects of the invention are as follows:
aiming at the defects of the existing short-circuit protection method of the transverse IGBT, the transverse IGBT structure with the short-circuit self-protection capability provided by the invention can form a short-circuit self-protection circuit to protect an IGBT device by integrating a PMOS structure and an NMOS structure on the basis of the traditional IGBT structure and matching with the use of a diode and a resistor, when the IGBT is in short circuit, the protection circuit enables a low-resistance path to be formed between the IGBT gate electrode and an emitter electrode, so that the voltage drop on the gate electrode is reduced, the short-circuit current is reduced, the failure of the device due to the short circuit is avoided, and the short-circuit protection method is simple and efficient, the integration level is high, the size is small, and the cost is low.
Drawings
Fig. 1 is a schematic diagram of a half-cell structure of a conventional lateral IGBT, where 1 is a substrate electrode, 2 is a P-type substrate, 3 is a buried dielectric layer, 4 is an N-drift region, 5 is a gate dielectric layer, 6 is a gate electrode, 7 is a P-type base region, 8 is an N-type field stop layer, 9 is an N + emitter region, 10 is a P + contact region, 11 is a P + collector region, 12 is a dielectric layer, and 13 is an emitter metal.
Fig. 2 is a schematic diagram of a lateral IGBT structure cell with short-circuit self-protection capability according to embodiment 1 of the present invention.
Fig. 3 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 1 of the present invention along line AB.
Fig. 4 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 1 of the present invention along the CD line.
Fig. 5 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 1 of the present invention along the EF line.
Fig. 6 is a schematic diagram of a lateral IGBT structure cell with short-circuit self-protection capability according to embodiment 2 of the present invention.
Fig. 7 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 2 of the present invention along line AB.
Fig. 8 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 2 of the present invention along the CD line.
Fig. 9 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 2 of the present invention along the EF line.
Fig. 10 is a schematic diagram of a lateral IGBT structure cell with short-circuit self-protection capability according to embodiment 3 of the present invention.
Fig. 11 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 3 of the present invention along line AB.
Fig. 12 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 3 of the present invention along the CD line.
Fig. 13 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 3 of the present invention along the EF line.
Fig. 14 is a schematic diagram of a lateral IGBT structure cell with short-circuit self-protection capability according to embodiment 4 of the present invention.
Fig. 15 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 4 of the present invention along line AB.
Fig. 16 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 4 of the present invention along the CD line.
Fig. 17 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 4 of the present invention along the EF line.
Fig. 18 is a schematic diagram of a lateral IGBT structure cell with short-circuit self-protection capability according to embodiment 5 of the present invention.
Fig. 19 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 5 of the present invention along line AB.
Fig. 20 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 5 of the present invention along the CD line.
Fig. 21 is a cross-sectional view of a lateral IGBT structure with short-circuit self-protection capability according to embodiment 5 of the present invention along the EF line.
In fig. 2 to 21, where 1 is a substrate electrode, 2 is a P-type substrate, 3 is a buried dielectric layer, 4 is an N-drift region, 51 is a gate dielectric layer, 52 is a split gate dielectric layer, 53 is an isolation dielectric layer, 54 is a dielectric layer, 61 is a gate electrode, 62 is a split gate electrode, 7 is a P-type base region, 8 is an N-type field stop layer, 9 is an N + emitter region, 10 is a P + contact region, 11 is a P + collector region, 12 is a dielectric layer, 13 is an emitter metal, 14 is a collector metal, 15 is an N-type charge storage region, 16 is a P-type buried layer, 17 is an N-type buried layer, 18 is a P-type doped layer, 19 is an N + isolation layer 191, an isolation dielectric layer, 20 is a P-type trap, 21 is an N + drain region, 22 is an N + source region, 23 is a P + contact region, 24 is a gate dielectric layer, 25 is a gate electrode, 26 is a dielectric layer, 27 is a dielectric layer, 30 is contact metal, 31 is gate electrode metal, 32 is diode, 33 is resistor, 34 is dielectric layer, 35 is anode metal, 36 is cathode metal, 37 is isolation dielectric layer, 38 is doped polysilicon, 39 is contact metal, 40 is contact metal, 201 is P-type semiconductor, 202 is N-type semiconductor.
Detailed Description
The principles and features of this invention will be further explained with reference to the drawings, which are provided for illustration purposes only and are not intended to limit the scope of the invention.
Example 1
A lateral IGBT structure with short-circuit self-protection capability, the schematic diagram of the cell structure of which is shown in fig. 2 (the cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 3, fig. 4 and fig. 5), comprising: the collector structure comprises a back collector metal 1, a P + type collector region 2, an N type field stop layer 3 and an N-type drift region 4 which are sequentially stacked from bottom to top; the method is characterized in that: a trench structure and an N-type field stop layer are arranged above the N-drift region 4 and along the Z direction, wherein the trench structure comprises a gate dielectric layer 51, a gate electrode 61, a separation gate electrode 62, a separation gate dielectric layer 52 and an isolation dielectric layer 53; an N-type charge storage layer 15 is arranged above the N-drift region 4 and on one side of the groove; a P-type base region 7 is arranged above the N-type charge storage layer 15 and along one side of the groove; a P + contact region 10 and an N + emitter region 9 which are mutually parallel and independent are arranged above the P-type base region 7 along the Z direction and one side of the groove; a P-type doping layer 18, an N-type buried layer 17 and a P-type buried layer 16 are arranged above the N-drift region 4 along the Z direction and along the other side of the trench; an N-type isolation layer 19 is arranged inside the P-type doped layer; a P-type trap 20 is arranged in the N-type isolation layer 19; a P + contact region 23, an N + source region 22 and an N + drain region 21 are arranged in the P-type trap 20 along the Z direction; a P + collector region 11 is arranged in the N-type field stop layer 8; a collector metal 14 is arranged above the P + collector region 11; a dielectric layer 12 and a dielectric layer 27 are arranged above the gate electrode 61, the gate dielectric layer 51 and the isolation dielectric layer 53; a dielectric layer 26 is arranged above the N + source region 22 and above the N + drain region 21; a gate dielectric layer 24 is arranged above the N + source region 22, the N + drain region 21 and the P-type trap 20; a gate electrode 25 is arranged above the gate dielectric layer 24; a contact metal 28 is arranged above the P + contact region 23 and above the N + source region 22; a contact metal 29 is arranged above the N + drain region 21; a contact metal 30 is arranged above the P-type doped layer 18; emitter metal 13 is arranged above the P + contact region 10, above the N + emitter region 9, above the separation gate electrode 62 and above the dielectric layer 12; the gate electrode 61 is shorted to the contact metal 29; a diode 32 and a resistor 33 are connected in series between the contact metal 30 and the emitter metal 13, the anode of the diode 32 is in short circuit with the contact metal 30, the cathode of the diode 32 is in short circuit with the resistor 33, one end of the resistor 33 is in short circuit with the cathode of the diode 32, and the other end of the resistor 33 is in short circuit with the emitter metal 13; the gate electrode 25 is shorted to the anode of the diode 32; the contact metal 28 is shorted to the cathode of the diode 32; the gate electrode 61 is connected with the P + contact region 10, the N + emitter region 9, the P-type base region 7, the N-type charge storage layer 15 and the N-drift region 4 through a gate dielectric layer 51, the gate electrode 61 is connected with the separation gate electrode 62 through an isolation dielectric layer 53, and the gate electrode 61 is short-circuited with the gate electrode metal 31; the separation gate electrode is connected with the P-type doping layer 18, the N-type buried layer 17 and the P-type buried layer 16 through a separation gate dielectric layer 52; the diode 32 may be a PN junction diode, a schottky diode, a SiC diode; the contact metal 30 may be an ohmic contact metal or a schottky contact metal.
Example 2
A lateral IGBT structure with short-circuit self-protection capability, the schematic diagram of the cell structure of which is shown in fig. 6 (the cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 7, fig. 8 and fig. 9), comprising: the collector structure comprises a back collector metal 1, a P + type collector region 2, an N type field stop layer 3 and an N-type drift region 4 which are sequentially stacked from bottom to top; the method is characterized in that: a trench structure and an N-type field stop layer are arranged above the N-drift region 4 and along the Z direction, wherein the trench structure comprises a gate dielectric layer 51, a gate electrode 61, a separation gate electrode 62, a separation gate dielectric layer 52 and an isolation dielectric layer 53; an N-type charge storage layer 15 is arranged above the N-drift region 4 and on one side of the groove; a P-type base region 7 is arranged above the N-type charge storage layer 15 and along one side of the groove; a P + contact region 10 and an N + emitter region 9 which are mutually parallel and independent are arranged above the P-type base region 7 along the Z direction and one side of the groove; a P-type doping layer 18, an N-type buried layer 17 and a P-type buried layer 16 are arranged above the N-drift region 4 along the Z direction and along the other side of the trench; an isolation dielectric layer 191 is arranged inside the P-type doped layer; a P-type trap 20 is arranged in the isolation medium layer 191; a P + contact region 23, an N + source region 22 and an N + drain region 21 are arranged in the P-type trap 20 along the Z direction; a P + collector region 11 is arranged in the N-type field stop layer 8; a collector metal 14 is arranged above the P + collector region 11; a dielectric layer 12 and a dielectric layer 27 are arranged above the gate electrode 61, the gate dielectric layer 51 and the isolation dielectric layer 53; a dielectric layer 26 is arranged above the N + source region 22 and above the N + drain region 21; a gate dielectric layer 24 is arranged above the N + source region 22, the N + drain region 21 and the P-type trap 20; a gate electrode 25 is arranged above the gate dielectric layer 24; a contact metal 28 is arranged above the P + contact region 23 and above the N + source region 22; a contact metal 29 is arranged above the N + drain region 21; a contact metal 30 is arranged above the P-type doped layer 18; emitter metal 13 is arranged above the P + contact region 10, above the N + emitter region 9, above the separation gate electrode 62 and above the dielectric layer 12; the gate electrode 61 is shorted to the contact metal 29; a diode 32 and a resistor 33 are connected in series between the contact metal 30 and the emitter metal 13, the anode of the diode 32 is in short circuit with the contact metal 30, the cathode of the diode 32 is in short circuit with the resistor 33, one end of the resistor 33 is in short circuit with the cathode of the diode 32, and the other end of the resistor 33 is in short circuit with the emitter metal 13; the gate electrode 25 is shorted to the anode of the diode 32; the contact metal 28 is shorted to the cathode of the diode 32; the gate electrode 61 is connected with the P + contact region 10, the N + emitter region 9, the P-type base region 7, the N-type charge storage layer 15 and the N-drift region 4 through a gate dielectric layer 51, the gate electrode 61 is connected with the separation gate electrode 62 through an isolation dielectric layer 53, and the gate electrode 61 is short-circuited with the gate electrode metal 31; the separation gate electrode is connected with the P-type doping layer 18, the N-type buried layer 17 and the P-type buried layer 16 through a separation gate dielectric layer 52; the diode 32 may be a PN junction diode, a schottky diode, a SiC diode; the contact metal 30 may be an ohmic contact metal or a schottky contact metal.
Example 3
A lateral IGBT structure with short-circuit self-protection capability, whose cell structure schematic diagram is shown in fig. 10 (its cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 11, fig. 12 and fig. 13), characterized in that: the diode 31 is integrated on the surface of the device on the basis of embodiment 1, the diode 31 is composed of a P-type semiconductor 201, an N-type semiconductor 202, an anode metal 35 and a cathode metal 36, and the dielectric layer 34 is used for isolating the diode from the device.
Integrating the diode 31 into the device surface improves the integration of the device and simplifies the complexity of the external circuitry.
Example 4
A lateral IGBT structure with short-circuit self-protection capability, whose cell structure schematic diagram is shown in fig. 14 (its cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 15, fig. 16 and fig. 17), characterized in that: the split gate electrode 62 is formed in an L-shape to surround the gate electrode 61 in half on the basis of embodiment 2.
Making the split gate electrode 62L-shaped reduces miller capacitance and increases device switching speed.
Example 5
A lateral IGBT structure with short-circuit self-protection capability, whose cell structure schematic diagram is shown in fig. 18 (its cross-sectional views along the line AB, the line CD and the line EF are shown in fig. 19, fig. 20 and fig. 21), characterized in that: on the basis of embodiment 3, the resistor 32 is integrated on the surface of the device, the resistor 32 is composed of doped polysilicon 38, contact metal 39 and contact metal 40, and the dielectric layer 37 is used for isolating the resistor from the device.
Integrating resistor 32 into the surface of the device improves device integration and simplifies the complexity of the external circuitry.
Claims (6)
1. A lateral IGBT with short-circuit self-protection capability has a cellular structure comprising: the back collector metal (1), the P + type collector region (2), the buried dielectric layer (3) and the N-type drift region (4) are sequentially stacked from bottom to top; defining the three-dimensional direction of the device by a three-dimensional rectangular coordinate system: defining the transverse direction of the device as the x-axis direction, the vertical direction of the device as the y-axis direction, and the longitudinal direction of the device, namely the third dimension direction, as the z-axis direction; the method is characterized in that: along the z-axis direction, two ends of the upper layer of the N-drift region (4) are respectively provided with a trench structure and an N-type field stop layer (8), wherein the trench structure comprises a trench gate dielectric layer (51), a trench gate electrode (61), a separation gate electrode (62), a separation gate dielectric layer (52) and an isolation dielectric layer (53); an N-type charge storage layer (15) is arranged above the N-drift region (4) and on one side of the groove; a P-type base region (7) is arranged above the N-type charge storage layer (15) and along one side of the groove; a first P + contact area (10) and an N + emitter area (9) are arranged above the P-type base area (7) in parallel along the z direction and one side of the groove; a P-type doping layer (18), an N-type buried layer (17) and a P-type buried layer (16) are arranged above the N-drift region (4) along the z direction and along the other side of the trench; an N-type isolation layer (19) is arranged inside the P-type doped layer; a P-type trap (20) is arranged in the N-type isolation layer (19); a second P + contact region (23), an N + source region (22) and an N + drain region (21) are arranged in the P-type trap (20) along the Z direction; a P + collector region (11) is arranged in the N-type field stop layer (8); a collector metal (14) is arranged above the P + collector region (11); a first dielectric layer (12) and a second dielectric layer (27) are arranged above the trench gate electrode (61), the trench gate dielectric layer (51) and the isolation dielectric layer (53); a third dielectric layer (26) is arranged above the N + source region (22) and above the N + drain region (21); a gate dielectric layer (24) is arranged above the N + source region (22), the N + drain region (21) and the P-type trap (20); a gate electrode (25) is arranged above the gate dielectric layer (24); a first contact metal (28) is arranged above the second P + contact region (23) and above the N + source region (22); a second contact metal (29) is arranged above the N + drain region (21); a third contact metal (30) is arranged above the P-type doped layer (18); emitter metal (13) is arranged above the first P + contact region (10), above the N + emitter region (9), above the separation gate electrode (62) and above the first dielectric layer (12); the trench gate electrode (61) is shorted to a second contact metal (29); a diode (32) and a resistor (33) are connected in series between the third contact metal (30) and the emitter metal (13), the anode of the diode (32) is in short circuit with the third contact metal (30), the cathode of the diode (32) is in short circuit with the resistor (33), one end of the resistor (33) is in short circuit with the cathode of the diode (32), and the other end of the resistor (33) is in short circuit with the emitter metal (13); the gate electrode (25) is short-circuited with the anode of the diode (32); the first contact metal (28) is shorted to a cathode of a diode (32); the trench gate electrode (61) is connected with the first P + contact region (10), the N + emitter region (9), the P-type base region (7), the N-type charge storage layer (15) and the N-drift region (4) through a trench gate dielectric layer (51), the trench gate electrode (61) is connected with the separation gate electrode (62) through an isolation dielectric layer (53), and the trench gate electrode (61) is in short circuit with the gate electrode metal (31); the separation gate electrode is connected with the P-type doping layer (18), the N-type buried layer (17) and the P-type buried layer (16) through a separation gate dielectric layer (52); the diode (32) is one of a PN junction diode, a Schottky diode and a SiC diode; the third contact metal (30) is an ohmic contact metal or a Schottky contact metal.
2. The lateral IGBT with short-circuit self-protection capability according to claim 1, characterized in that a diode (31) is integrated on the surface of the device, the diode (31) is composed of a P-type semiconductor (201), an N-type semiconductor (202), an anode metal (35) and a cathode metal (36), and the fourth dielectric layer (34) is used for isolating the diode from the device.
3. The lateral IGBT with short-circuit self-protection capability according to claim 2, characterized in that the resistor (32) is integrated on the surface of the device, the resistor (32) is composed of doped polysilicon (38), a fourth contact metal (39) and a fifth contact metal (40), and a fifth dielectric layer (37) is used for isolating the resistor from the device.
4. Lateral IGBT with short-circuit self-protection capability according to claim 1, characterized by the device structure is not only suitable for IGBT devices, but also for MOSFET devices, with the P-type collector region (11) on the back of the device being replaced by an N + layer.
5. A lateral IGBT with short-circuit self-protection capability has a cellular structure comprising: the back collector metal (1), the P + type collector region (2), the buried dielectric layer (3) and the N-type drift region (4) are sequentially stacked from bottom to top; defining the three-dimensional direction of the device by a three-dimensional rectangular coordinate system: defining the transverse direction of the device as the x-axis direction, the vertical direction of the device as the y-axis direction, and the longitudinal direction of the device, namely the third dimension direction, as the z-axis direction; the method is characterized in that: along the z-axis direction, two ends of the upper layer of the N-drift region (4) are respectively provided with a trench structure and an N-type field stop layer (8), wherein the trench structure comprises a trench gate dielectric layer (51), a trench gate electrode (61), a separation gate electrode (62), a separation gate dielectric layer (52) and an isolation dielectric layer (53); an N-type charge storage layer (15) is arranged above the N-drift region (4) and on one side of the groove; a P-type base region (7) is arranged above the N-type charge storage layer (15) and along one side of the groove; a first P + contact region (10) and an N + emitter region (9) which are mutually parallel and independent are arranged above the P-type base region (7) along the Z direction and one side of the groove; a P-type doping layer (18), an N-type buried layer (17) and a P-type buried layer (16) are arranged above the N-drift region (4) along the Z direction and along the other side of the groove; an isolation dielectric layer (191) is arranged inside the P-type doped layer; a P-type trap (20) is arranged in the isolation medium layer (191); a second P + contact region (23), an N + source region (22) and an N + drain region (21) are arranged in the P-type trap (20) along the Z direction; a P + collector region (11) is arranged in the N-type field stop layer (8); a collector metal (14) is arranged above the P + collector region (11); a first dielectric layer (12) and a second dielectric layer (27) are arranged above the trench gate electrode (61), the trench gate dielectric layer (51) and the isolation dielectric layer (53); a third dielectric layer (26) is arranged above the N + source region (22) and above the N + drain region (21); a gate dielectric layer (24) is arranged above the N + source region (22), the N + drain region (21) and the P-type trap (20); a gate electrode (25) is arranged above the gate dielectric layer (24); a first contact metal (28) is arranged above the second P + contact region (23) and above the N + source region (22); a second contact metal (29) is arranged above the N + drain region (21); a third contact metal (30) is arranged above the P-type doped layer (18); emitter metal (13) is arranged above the first P + contact region (10), above the N + emitter region (9), above the separation gate electrode (62) and above the first dielectric layer (12); the trench gate electrode (61) is shorted to a second contact metal (29); a diode (32) and a resistor (33) are connected in series between the third contact metal (30) and the emitter metal (13), the anode of the diode (32) is in short circuit with the third contact metal (30), the cathode of the diode (32) is in short circuit with the resistor (33), one end of the resistor (33) is in short circuit with the cathode of the diode (32), and the other end of the resistor (33) is in short circuit with the emitter metal (13); the gate electrode (25) is short-circuited with the anode of the diode (32); the first contact metal (28) is shorted to a cathode of a diode (32); the trench gate electrode (61) is connected with the first P + contact region (10), the N + emitter region (9), the P-type base region (7), the N-type charge storage layer (15) and the N-drift region (4) through a trench gate dielectric layer (51), the trench gate electrode (61) is connected with the separation gate electrode (62) through an isolation dielectric layer (53), and the trench gate electrode (61) is in short circuit with the gate electrode metal (31); the separation gate electrode is connected with the P-type doping layer (18), the N-type buried layer (17) and the P-type buried layer (16) through a separation gate dielectric layer (52); the diode (32) is one of a PN junction diode, a Schottky diode and a SiC diode; the third contact metal (30) is an ohmic contact metal or a Schottky contact metal.
6. A lateral IGBT with short-circuit self-protection capability according to claim 5, characterized in that the split-gate electrode (62) is made L-shaped to half-surround the trench-gate electrode (61).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910806766.1A CN110504312B (en) | 2019-08-29 | 2019-08-29 | Transverse IGBT with short circuit self-protection capability |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910806766.1A CN110504312B (en) | 2019-08-29 | 2019-08-29 | Transverse IGBT with short circuit self-protection capability |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110504312A CN110504312A (en) | 2019-11-26 |
| CN110504312B true CN110504312B (en) | 2020-09-15 |
Family
ID=68590305
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910806766.1A Active CN110504312B (en) | 2019-08-29 | 2019-08-29 | Transverse IGBT with short circuit self-protection capability |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110504312B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112687681B (en) * | 2020-12-29 | 2023-05-02 | 电子科技大学 | LIGBT device with integrated NMOS (N-channel metal oxide semiconductor) tube |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5381026A (en) * | 1990-09-17 | 1995-01-10 | Kabushiki Kaisha Toshiba | Insulated-gate thyristor |
| JP2012204590A (en) * | 2011-03-25 | 2012-10-22 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
| CN107731898B (en) * | 2017-10-20 | 2020-09-15 | 电子科技大学 | CSTBT device and manufacturing method thereof |
| CN107799582B (en) * | 2017-10-20 | 2021-03-16 | 电子科技大学 | Trench gate charge storage type insulated gate bipolar transistor and manufacturing method thereof |
| CN109888007B (en) * | 2019-04-19 | 2020-08-18 | 电子科技大学 | SOI LIGBT device with diode clamped carrier storage layer |
-
2019
- 2019-08-29 CN CN201910806766.1A patent/CN110504312B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN110504312A (en) | 2019-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110797403B (en) | RC-IGBT semiconductor device | |
| CN103413824B (en) | A kind of RC-LIGBT device and preparation method thereof | |
| CN103383958B (en) | A kind of RC-IGBT device and making method thereof | |
| CN105322002B (en) | Reverse conduction IGBT | |
| KR101921844B1 (en) | Semiconductor device | |
| CN109427869B (en) | Semiconductor device with a plurality of transistors | |
| CN102779840B (en) | Insulated gate bipolar translator (IGBT) with terminal deep energy level impurity layer | |
| CN103811484A (en) | ESD Devices Comprising Semiconductor Fins | |
| US11211485B2 (en) | Trench power transistor | |
| US11081574B2 (en) | IGBT power device | |
| CN110444589B (en) | IGBT with overcurrent protection function | |
| US5378903A (en) | Semiconductor device with low on-voltage and large controllable turn-off current | |
| US7898029B2 (en) | Semiconductor device internally having insulated gate bipolar transistor | |
| CN212571005U (en) | TVS device | |
| CN110504312B (en) | Transverse IGBT with short circuit self-protection capability | |
| CN111261698B (en) | RC-LIGBT device for eliminating voltage folding phenomenon | |
| CN104795438A (en) | SA-LIGBT (shorted-anode lateral insulated gate bipolar transistor) capable of restraining snapback effect | |
| CN112259597A (en) | TVS device | |
| CN110504259B (en) | Transverse IGBT with overcurrent protection capability | |
| CN114784102B (en) | LIGBT with mixed conduction mode | |
| CN110783398A (en) | Large-current silicon-on-insulator lateral insulated gate bipolar transistor | |
| US20220122964A1 (en) | Integrated freewheeling diode and extraction device | |
| CN110504311B (en) | IGBT with short circuit self-protection capability | |
| CN115036356A (en) | Reverse conducting type silicon-on-insulator transverse insulated gate bipolar transistor | |
| CN108417622A (en) | IGBT device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |