CN110399008A - The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method - Google Patents
The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method Download PDFInfo
- Publication number
- CN110399008A CN110399008A CN201910640674.0A CN201910640674A CN110399008A CN 110399008 A CN110399008 A CN 110399008A CN 201910640674 A CN201910640674 A CN 201910640674A CN 110399008 A CN110399008 A CN 110399008A
- Authority
- CN
- China
- Prior art keywords
- frequency
- frequency synthesizer
- dds
- conducting wire
- output end
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Transmitters (AREA)
Abstract
The invention discloses the ultrashort frequency synthesizers for involving microwave frequency band reception of wireless signals, including frequency synthesizer ontology and DDS unit, the DDS unit includes DDS chip, the output end of the DDS chip is electrically connected by the input terminal of conducting wire and phase accumulator, and the present invention relates to frequency synthesizer technique fields.The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method, the present invention matches the frequency synthesizer of design using programmable gate array (FPGA) technology and direct digital frequency synthesis technology (DDS), it cracking can obtain required frequency control word, substantially increase the overall performance of the synthesizer, pseudo random number is generated by FPGA main control module, it can accurately realize the random frequency hopping of the frequency synthesizer, it is fast with frequency conversion speed, the advantages that frequency resolution height and strong antijamming capability, also broaden the reference frequency output of the frequency synthesizer significantly simultaneously, the use demand of actual user can be met.
Description
Technical field
The present invention relates to frequency synthesizer technique field, the specially ultrashort frequency for involving microwave frequency band reception of wireless signals
Synthesizer and method.
Background technique
Frequency synthesizer is to generate a large amount of discrete frequencies using one or more standard signals by various technological approaches and believe
Number equipment.Direct digital frequency synthesier (DDS) technology is after Direct frequency synthesizer and indirect frequency synthesis, with number
The development of word integrated circuit and microelectric technique and develop rapidly third generation frequency synthesis technique, it is with Digital Signal Processing
Based on theory, frequency synthesis is carried out from the amplitude-phase relationship of signal, there is high frequency resolution, extremely short frequency
Signal phase is continuous when rate conversion time, very wide relative bandwidth, frequency conversion, fan-out capability and digital modulation of random waveform
Many advantages, such as function, is just being widely used in instrument and meter, remote-control romote-sensing communication, radar, electronic countermeasure, navigation and broadcast
The every field such as TV.Especially in Short-wave Hopping Communication, signal constantly changes on wider frequency band, and requires very
Rapidly switching frequency and phase in small frequency interval, therefore be ideal choosing using the local oscillation signal source of DDS technology
It selects, this method is simple and reliable, easy to control, and has very high frequency resolution and conversion speed, is very suitable to quickly jump
The requirement of frequency communication.
In the ultrashort system regions for involving microwave frequency band reception of wireless signals, frequency synthesizer is mostly used, micro-
Wave system system in it is higher and higher to the also performance requirement of frequency synthesizer, and existing frequency synthesizer in use there is also
Following problems:
1, frequency range is relatively narrow, and signal is easy to appear interference, while the precision of output signal is not high, in general DDS,
It needs to calculate multiple frequency control words, lead to the increase of Hopping time and cannot accurately realize the random of the frequency synthesizer
Frequency hopping causes the speed of service of synthesizer entirety to decline；
2, the running temperature for failing timely monitoring frequency synthesizer, cause it is subsequent occur heat it is excessively high to influence normally make
With.
Summary of the invention
(1) the technical issues of solving
In view of the deficiencies of the prior art, the present invention provides the ultrashort frequency synthesis for involving microwave frequency band reception of wireless signals
Device and method solve in general DDS, need to calculate multiple frequency control words, lead to the increase of Hopping time, Bu Nengjing
Really the random frequency hopping for showing the frequency synthesizer causes the speed of service of synthesizer entirety to decline and frequency range is relatively narrow and believes
The problem of number being easy to appear interference.
(2) technical solution
In order to achieve the above object, the present invention is achieved by the following technical programs: ultrashort to involve microwave frequency band wireless communication
Number received frequency synthesizer, including frequency synthesizer ontology and DDS unit, the DDS unit include DDS chip, the DDS
The output end of chip is electrically connected by the input terminal of conducting wire and phase accumulator, and the output end of phase accumulator passes through conducting wire
It is electrically connected with the input terminal of wave memorizer, the output end of the wave memorizer passes through the input of conducting wire and digital analog converter
End is electrically connected, and the output end of digital analog converter is electrically connected by the input terminal of conducting wire and filter, the DDS chip
Input terminal is electrically connected by the output end of conducting wire and FPGA main control module, and the input terminal of the DDS chip passes through conducting wire and PLL
The output end of the reference module is electrically connected.
Preferably, by being wirelessly bi-directionally connected with buffer amplifier realization, the DDS chip passes through wireless the filter
It is bi-directionally connected with deposit unit realization.
Preferably, the input terminal of the phase accumulator is electrically connected by the output end of conducting wire and reference clock, and is joined
The output end for examining clock is electrically connected by the input terminal of conducting wire and digital analog converter.
Preferably, the input terminal of the FPGA main control module is electrically connected by conducting wire and the output end of power supply management module
It connects, and the output end of power supply management module is electrically connected by the input terminal of conducting wire and DDS chip.
Preferably, the output end of the power supply management module is electrically connected by the input terminal of conducting wire and temperature sensor,
And temperature sensor, by being wirelessly bi-directionally connected with the realization of DDS chip, the deposit unit includes that control register and state are posted
Storage.
Preferably, the buffer amplifier is using emitter follower.
Preferably, the product type of the filter is WSF-404B-30-1090.000MHz.
The invention also discloses the working methods of the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals, specifically
The following steps are included:
The random frequency hopping processing of frequency control word in S1, frequency synthesizer: PLL the reference module generates reference signal, reference
Signal can be used as the reference clock output of phase accumulator and digital analog converter, generate pseudo random number by FPGA main control module,
And after handling it, frequency control word is generated, and frequency control word and reference signal are sent to DDS chip together
Interior, the reference clock and frequency control word sent out by DDS chip are delivered to the deposit of DDS unit by parallel data port
Inside unit, the control register of deposit unit can be used for depositing the control instruction of frequency synthesizer, and status register can be used for
Deposit the state of frequency synthesizer；
The radiofrequency signal output processing of S2, frequency synthesizer: the frequency in DDS chip can be controlled by phase accumulator
Word progress is linear cumulative, obtains phase code, then addresses in wave memorizer, is allowed to export corresponding staircase waveform, passes through number
The waveforms amplitude of digital quantity form can be converted into the analog quantity form signal of required frequency synthesis by mode converter, finally by
The waveform of the required frequency of consecutive variations can be obtained in filter, while being converted into radiofrequency signal；
Optimization processing inside S3, frequency synthesizer: extremely by the radiofrequency signal Waveform Input obtained in S2 by filter
In buffer amplifier, increases its load capacity and anti-interference ability in buffer amplifier and reduce distorted signals processing, lead to
Excess temperature sensor can monitor internal temperature of the DDS chip in running in real time, and temperature value can be aobvious by external display terminal
It shows, it can be to use linear stabilized power supply to FPGA main control module, temperature sensor and DDS chip by power supply management module
Low ripple is provided to be powered.
(3) beneficial effect
The present invention provides the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and methods.Having following has
Beneficial effect:
(1), the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method include by DDS unit
The output end of DDS chip, DDS chip is electrically connected by the input terminal of conducting wire and phase accumulator, and phase accumulator is defeated
Outlet is electrically connected by the input terminal of conducting wire and wave memorizer, and the output end of wave memorizer passes through conducting wire and digital-to-analogue conversion
The input terminal of device is electrically connected, and the output end of digital analog converter is electrically connected by the input terminal of conducting wire and filter, DDS core
The input terminal of piece is electrically connected by the output end of conducting wire and FPGA main control module, and the input terminal of DDS chip passes through conducting wire and PLL
The output end of the reference module is electrically connected, and for filter by being wirelessly bi-directionally connected with buffer amplifier realization, DDS chip passes through nothing
Line is bi-directionally connected with deposit unit realization, and the input terminal of phase accumulator is electrically connected by the output end of conducting wire and reference clock
It connects, and the output end of reference clock is electrically connected by the input terminal of conducting wire and digital analog converter, the present invention uses programmable gate
Array (FPGA) technology and direct digital frequency synthesis technology (DDS) match the frequency synthesizer of design, can be cracking
Required frequency control word out substantially increases the overall performance of the synthesizer, generates pseudo random number by FPGA main control module, can
It accurately realizes the random frequency hopping of the frequency synthesizer, has that frequency conversion speed is fast, frequency resolution is high and anti-interference ability
The advantages that strong, while the reference frequency output of the frequency synthesizer is also broadened significantly, the use demand of actual user can be met.
(2), the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method, pass through nothing by filter
Line is bi-directionally connected with buffer amplifier realization, and by being wirelessly bi-directionally connected with deposit unit realization, deposit unit includes DDS chip
Register and status register are controlled, can be used for depositing the control instruction of frequency synthesizer, Status register by controlling register
Device can be used for depositing the state of frequency synthesizer, and the setting of buffer amplifier, which plays, reduces distorted signals and jamproof work
With.
(3), the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method, pass through FPGA main control module
Input terminal be electrically connected by the output end of conducting wire and power supply management module, and the output end of power supply management module passes through conducting wire
It is electrically connected with the input terminal of DDS chip, the output end of power supply management module passes through the input terminal of conducting wire and temperature sensor electricity
Property connection, and temperature sensor can be used linear steady by being wirelessly bi-directionally connected with the realization of DDS chip by power supply management module
Voltage source provides low ripple power supply to FPGA main control module, temperature sensor and DDS chip, can by the setting of temperature sensor
The temperature of DDS chip is monitored in real time, prevents chip interior heat excessively high to influence its normal use.
Detailed description of the invention
Fig. 1 is the perspective view of structure of the invention；
Fig. 2 is the structural principle block diagram of present system；
Fig. 3 is the structural principle block diagram of deposit unit of the present invention；
Fig. 4 is flow chart of the invention.
In figure: 1- frequency synthesizer ontology, 2-DDS unit, 21-DDS chip, 22- phase accumulator, 23- Waveform storage
Device, 24- digital analog converter, 25- deposit unit, 251- control register, 252- status register, 26- filter, 3-FPGA master
Control module, 4-PLL the reference module, 5- buffer amplifier, 6- reference clock, 7- power supply management module, 8- temperature sensor.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
Fig. 1-4 is please referred to, the embodiment of the present invention provides a kind of technical solution: ultrashort to involve microwave frequency band reception of wireless signals
Frequency synthesizer, the present invention matched using programmable gate array (FPGA) technology and direct digital frequency synthesis technology (DDS)
The frequency synthesizer for closing design, cracking can obtain required frequency control word, substantially increase the overall performance of the synthesizer,
Pseudo random number is generated by FPGA main control module 3, can accurately realize the random frequency hopping of the frequency synthesizer, there is frequency conversion speed
The advantages that degree is fast, frequency resolution is high and strong antijamming capability, while the output frequency of the frequency synthesizer is also broadened significantly
Rate range can meet the use demand of actual user, including frequency synthesizer ontology 1 and DDS unit 2, it is characterised in that: DDS
Unit 2 includes DDS chip 21, and the output end of DDS chip 21 is electrically connected by the input terminal of conducting wire and phase accumulator 22, and
The output end of phase accumulator 22 is electrically connected by the input terminal of conducting wire and wave memorizer 23, and phase accumulator 22 is by one
Bit adder and a bit phase register are constituted, and for realizing the cumulative of phase and store its accumulation result, waveform is deposited
The output end of reservoir 23 is electrically connected by the input terminal of conducting wire and digital analog converter 24, and the output end of digital analog converter 24 is logical
The input terminal for crossing conducting wire and filter 26 is electrically connected, and digital analog converter 24 is also known as D/A converter, and abbreviation DAC, it is number
Amount is transformed into the device of simulation, and wave memorizer 23 is made of ROM or RAM, and the data of storage are corresponding to each phase
Binary digit sinusoidal magnitude value, the input terminal of DDS chip 21 electrically connected by the output end of conducting wire and FPGA main control module 3
It connects, the input terminal of DDS chip 21 is electrically connected by conducting wire and the output end of PLL the reference module 4.
In the present invention, by being wirelessly bi-directionally connected with the realization of buffer amplifier 5, DDS chip 21 passes through wireless filter 26
It is bi-directionally connected with the realization of deposit unit 25.
In the present invention, the input terminal of phase accumulator 22 is electrically connected by the output end of conducting wire and reference clock 6, and is joined
The output end for examining clock 6 is electrically connected by the input terminal of conducting wire and digital analog converter 24.
In the present invention, the input terminal of FPGA main control module 3 is electrically connected by conducting wire and the output end of power supply management module 7
It connects, and the output end of power supply management module 7 is electrically connected by the input terminal of conducting wire and DDS chip 21, passes through power supply management mould
Block 7 can be used linear stabilized power supply and provide low ripple power supply to FPGA main control module 3, temperature sensor 8 and DDS chip 21.
In the present invention, the output end of power supply management module 7 is electrically connected by the input terminal of conducting wire and temperature sensor 8,
And temperature sensor 8, by being wirelessly bi-directionally connected with the realization of DDS chip 21, deposit unit 25 includes control register 251 and shape
State register 252 can monitor the temperature of DDS chip 21 in real time by the setting of temperature sensor 8, prevent chip interior
Heat is excessively high to influence its normal use, the model DS18B20 of temperature sensor 8.
In the present invention, buffer amplifier 5 is using emitter follower, emitter follower i.e. common collector amplification electricity
Road is a kind of widely applied circuit, and main function is to amplify alternating current, to improve the bringing onto load of entire amplifying circuit
Ability can connect two circuits with it, be connected directly brought influence between reduction circuit, work as a buffer.
In the present invention, the product type of filter 26 is WSF-404B-30-1090.000MHz, filter 26 using
Low-pass filter, low-pass filter are to allow the signal lower than cutoff frequency to pass through, but the signal for being higher than cutoff frequency cannot lead to
The electronic filtering device crossed.
The invention also discloses the working methods of the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals, specifically
The following steps are included:
The random frequency hopping processing of frequency control word in S1, frequency synthesizer: PLL the reference module 4 generates reference signal, reference
Signal can be used as the reference clock output of phase accumulator 22 and digital analog converter 24, by FPGA main control module 3 generate it is pseudo- with
Machine number, and after handling it, frequency control word is generated, and frequency control word and reference signal are sent to DDS together
In chip 21, it is mono- that the reference clock and frequency control word sent out by DDS chip 21 by parallel data port are delivered to DDS
Inside the deposit unit 25 of member 2, the control register 251 of deposit unit 25 can be used for depositing the control instruction of frequency synthesizer,
Status register 253 can be used for depositing the state of frequency synthesizer；
The radiofrequency signal output processing of S2, frequency synthesizer: can be to the frequency in DDS chip 21 by phase accumulator 22
Control word progress is linear cumulative, obtains phase code, then addresses in wave memorizer 23, is allowed to export corresponding staircase waveform,
The waveforms amplitude of digital quantity form can be converted into the analog quantity form signal of required frequency synthesis by digital analog converter 24,
The waveform of the required frequency of consecutive variations can be obtained finally by filter 26, while being converted into radiofrequency signal；
Optimization processing inside S3, frequency synthesizer: the radiofrequency signal Waveform Input that will be obtained in S2 by filter 26
To buffer amplifier 5, increases its load capacity and anti-interference ability in buffer amplifier 5 and reduce at distorted signals
Reason can monitor internal temperature of the DDS chip 21 in running in real time by temperature sensor 8, and temperature value can be aobvious by outside
Show that terminal is shown, it can be to use linear stabilized power supply to FPGA main control module 3, temperature sensing by power supply management module 7
Device 8 and DDS chip 21 provide low ripple and are powered.
It should be noted that, in this document, relational terms such as first and second and the like are used merely to a reality
Body or operation are distinguished with another entity or operation, are deposited without necessarily requiring or implying between these entities or operation
In any actual relationship or order or sequence.Moreover, the terms "include", "comprise" or its any other variant are intended to
Non-exclusive inclusion, so that the process, method, article or equipment including a series of elements is not only wanted including those
Element, but also including other elements that are not explicitly listed, or further include for this process, method, article or equipment
Intrinsic element.
It although an embodiment of the present invention has been shown and described, for the ordinary skill in the art, can be with
A variety of variations, modification, replacement can be carried out to these embodiments without departing from the principles and spirit of the present invention by understanding
And modification, the scope of the present invention is defined by the appended.
Claims (8)
1. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals, including frequency synthesizer ontology (1) and DDS unit
(2), it is characterised in that: the DDS unit (2) includes DDS chip (21), and the output end of the DDS chip (21) passes through conducting wire
It is electrically connected with the input terminal of phase accumulator (22), and the output end of phase accumulator (22) passes through conducting wire and wave memorizer
(23) input terminal is electrically connected, and the output end of the wave memorizer (23) passes through the input of conducting wire and digital analog converter (24)
End is electrically connected, and the output end of digital analog converter (24) is electrically connected by conducting wire and the input terminal of filter (26), described
The input terminal of DDS chip (21) is electrically connected by conducting wire and the output end of FPGA main control module (3), the DDS chip (21)
Input terminal be electrically connected by the output end of conducting wire and PLL the reference module (4).
2. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals according to claim 1, it is characterised in that:
The filter (26) by wirelessly with buffer amplifier (5) realize is bi-directionally connected, the DDS chip (21) by wirelessly with post
Memory cell (25) realization is bi-directionally connected.
3. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals according to claim 1, it is characterised in that:
The input terminal of the phase accumulator (22) is electrically connected by conducting wire and the output end of reference clock (6), and reference clock (6)
Output end be electrically connected by the input terminal of conducting wire and digital analog converter (24).
4. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals according to claim 2, it is characterised in that:
The input terminal of the FPGA main control module (3) is electrically connected by conducting wire and the output end of power supply management module (7), and for fulgurite
The output end for managing module (7) is electrically connected by conducting wire and the input terminal of DDS chip (21).
5. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals according to claim 4, it is characterised in that:
The output end of the power supply management module (7) is electrically connected by conducting wire and the input terminal of temperature sensor (8), and temperature sensing
Device (8) by wirelessly with DDS chip (21) realize is bi-directionally connected, the deposit unit (25) include control register (251) and
Status register (252).
6. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals according to claim 2, it is characterised in that:
The buffer amplifier (5) is using emitter follower.
7. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals according to claim 1, it is characterised in that:
The product type of the filter (26) is WSF-404B-30-1090.000MHz.
8. the ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals described in -7 any one according to claim 1,
It is characterized by: its working method specifically includes the following steps:
The random frequency hopping processing of frequency control word in S1, frequency synthesizer: PLL the reference module (4) generates reference signal, with reference to letter
The reference clock output that number can be used as phase accumulator (22) and digital analog converter (24), passes through FPGA main control module (3) and generates
Pseudo random number, and after handling it, frequency control word is generated, and frequency control word and reference signal are sent to together
In DDS chip (21), the reference clock and frequency control word sent out by DDS chip (21) are conveyed by parallel data port
Deposit unit (25) to DDS unit (2) is internal, and the control register (251) of deposit unit (25) can be used for depositing frequency conjunction
The control instruction grown up to be a useful person, status register (253) can be used for depositing the state of frequency synthesizer；
The radiofrequency signal output processing of S2, frequency synthesizer: can be to the frequency in DDS chip (21) by phase accumulator (22)
Control word progress is linear cumulative, obtains phase code, and the then addressing in wave memorizer (23) is allowed to export corresponding ladder
The waveforms amplitude of digital quantity form can be converted into the analog quantity form of required frequency synthesis by digital analog converter (24) by wave
Signal, the waveform of the required frequency of consecutive variations can be obtained finally by filter (26), while be converted into radiofrequency signal；
Optimization processing inside S3, frequency synthesizer: filter (26) obtained radiofrequency signal Waveform Input will be passed through extremely in S2
In buffer amplifier (5), increases its load capacity and anti-interference ability in buffer amplifier (5) and reduce at distorted signals
Reason can monitor internal temperature of the DDS chip (21) in running in real time by temperature sensor (8), and temperature value can be by outer
Portion's display terminal shows, by power supply management module (7) can to using linear stabilized power supply to FPGA main control module (3),
Temperature sensor (8) and DDS chip (21) provide low ripple and are powered.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910640674.0A CN110399008A (en) | 2019-07-16 | 2019-07-16 | The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910640674.0A CN110399008A (en) | 2019-07-16 | 2019-07-16 | The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110399008A true CN110399008A (en) | 2019-11-01 |
Family
ID=68325657
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910640674.0A Pending CN110399008A (en) | 2019-07-16 | 2019-07-16 | The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110399008A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112612319A (en) * | 2021-02-01 | 2021-04-06 | 西安空天电子技术有限公司 | BPM shortwave time generator |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101395802A (en) * | 2006-03-07 | 2009-03-25 | 松下电器产业株式会社 | Frequency synthesizer, wireless communication system, and semiconductor device |
| CN203377864U (en) * | 2013-07-24 | 2014-01-01 | 珠海市光辰科技有限公司 | Direct digital frequency synthesizer |
| CN204241102U (en) * | 2014-12-05 | 2015-04-01 | 国家电网公司 | Based on the transformer vibration monitoring verification platform of DDS |
| CN204376871U (en) * | 2015-03-02 | 2015-06-03 | 成都宝通天宇电子科技有限公司 | Based on the frequency synthesizer of many ring locks phase |
| KR20160050121A (en) * | 2014-10-28 | 2016-05-11 | 한남대학교 산학협력단 | High Resolution Target simulator with Dual Sampling Clock Rates. |
| CN105846819A (en) * | 2016-03-23 | 2016-08-10 | 上海航天测控通信研究所 | Direct digital frequency synthetic method and synthesizer based on FPGA |
| WO2016204861A1 (en) * | 2015-06-17 | 2016-12-22 | Raytheon Company | Dynamically clocked dds for spur optimization |
| CN206058028U (en) * | 2016-08-01 | 2017-03-29 | 哈尔滨理工大学 | DDS signal generator based on FPGA |
| CN109085879A (en) * | 2017-06-13 | 2018-12-25 | 北京航天计量测试技术研究所 | A kind of high-precision DDS frequency synthesizer for the multi-functional calibration platform of electricity |
| CN109450400A (en) * | 2018-11-01 | 2019-03-08 | 四川九洲空管科技有限责任公司 | The wideband transmitter excitation source device and pumping signal production method of self adaptive control |
| CN109445514A (en) * | 2018-09-26 | 2019-03-08 | 电子科技大学 | A kind of high-precision random frequency hopping DDS frequency synthesizer |
| CN208689465U (en) * | 2018-03-26 | 2019-04-02 | 广西民族师范学院 | A kind of high-precision frequency synthesizer |
-
2019
- 2019-07-16 CN CN201910640674.0A patent/CN110399008A/en active Pending
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101395802A (en) * | 2006-03-07 | 2009-03-25 | 松下电器产业株式会社 | Frequency synthesizer, wireless communication system, and semiconductor device |
| CN203377864U (en) * | 2013-07-24 | 2014-01-01 | 珠海市光辰科技有限公司 | Direct digital frequency synthesizer |
| KR20160050121A (en) * | 2014-10-28 | 2016-05-11 | 한남대학교 산학협력단 | High Resolution Target simulator with Dual Sampling Clock Rates. |
| CN204241102U (en) * | 2014-12-05 | 2015-04-01 | 国家电网公司 | Based on the transformer vibration monitoring verification platform of DDS |
| CN204376871U (en) * | 2015-03-02 | 2015-06-03 | 成都宝通天宇电子科技有限公司 | Based on the frequency synthesizer of many ring locks phase |
| WO2016204861A1 (en) * | 2015-06-17 | 2016-12-22 | Raytheon Company | Dynamically clocked dds for spur optimization |
| CN105846819A (en) * | 2016-03-23 | 2016-08-10 | 上海航天测控通信研究所 | Direct digital frequency synthetic method and synthesizer based on FPGA |
| CN206058028U (en) * | 2016-08-01 | 2017-03-29 | 哈尔滨理工大学 | DDS signal generator based on FPGA |
| CN109085879A (en) * | 2017-06-13 | 2018-12-25 | 北京航天计量测试技术研究所 | A kind of high-precision DDS frequency synthesizer for the multi-functional calibration platform of electricity |
| CN208689465U (en) * | 2018-03-26 | 2019-04-02 | 广西民族师范学院 | A kind of high-precision frequency synthesizer |
| CN109445514A (en) * | 2018-09-26 | 2019-03-08 | 电子科技大学 | A kind of high-precision random frequency hopping DDS frequency synthesizer |
| CN109450400A (en) * | 2018-11-01 | 2019-03-08 | 四川九洲空管科技有限责任公司 | The wideband transmitter excitation source device and pumping signal production method of self adaptive control |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112612319A (en) * | 2021-02-01 | 2021-04-06 | 西安空天电子技术有限公司 | BPM shortwave time generator |
| CN112612319B (en) * | 2021-02-01 | 2024-05-03 | 西安空天电子技术有限公司 | BPM shortwave time number generator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102468805B (en) | The production method of a kind of swept signal generator and swept-frequency signal | |
| CN102201819B (en) | Frequency synthesis source applied by DDS short-wave transmitter based on CPLD design | |
| CN103969500A (en) | Device, method and system for collecting smart power grid analog quantity | |
| CN102035472A (en) | Programmable digital frequency multiplier | |
| CN104090160A (en) | High-precision frequency measuring device | |
| CN102507994A (en) | Power signal source capable of providing frequency division dynamic waveforms | |
| CN104570861A (en) | FPGA-based radio frequency signal source circuit | |
| CN206270798U (en) | A kind of signal generator | |
| CN105445512A (en) | Multipath synchronizing signal output device and multipath synchronizing signal output method | |
| CN110399008A (en) | The ultrashort frequency synthesizer for involving microwave frequency band reception of wireless signals and method | |
| CN204028901U (en) | A kind of high-speed data admission storage and reproduce system | |
| CN108107409A (en) | A kind of intermediate-freuqncy signal source and its signal generating method of MIMO radar target seeker | |
| CN204613394U (en) | Based on the four-way Wideband Radar Signal Source of DDS | |
| CN207337257U (en) | The multichannel variable voltage source realized with digital analog converter | |
| CN203377864U (en) | Direct digital frequency synthesizer | |
| CN202841081U (en) | DDS (direct digital synthesis) waveform generator on basis of CORDIC (coordinated rotation digital computer) algorithm | |
| CN205179018U (en) | A signal generator | |
| CN204439829U (en) | Multifunction radar waveform generator and multiband radar expanding system | |
| CN203399086U (en) | Frequency source based on DDS harmonic wave extraction technique | |
| CN105005240A (en) | Arbitrary wave generator based on off-line calculation | |
| CN205210137U (en) | Multichannel synchronization signal output device | |
| CN108983157A (en) | Generate the system and method for wideband correlation | |
| CN104300914B (en) | A kind of RF digitization modulator approach based on DDS and DSP | |
| CN104660218A (en) | Arbitrary waveform synthesizer | |
| CN104242932A (en) | Broadband signal generator with nonlinear compensation function |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191101 |