CN110208755A - A kind of dynamic radar echo digital down conversion system and method based on FPGA - Google Patents
A kind of dynamic radar echo digital down conversion system and method based on FPGA Download PDFInfo
- Publication number
- CN110208755A CN110208755A CN201910512709.2A CN201910512709A CN110208755A CN 110208755 A CN110208755 A CN 110208755A CN 201910512709 A CN201910512709 A CN 201910512709A CN 110208755 A CN110208755 A CN 110208755A
- Authority
- CN
- China
- Prior art keywords
- signal
- cut position
- dynamic
- echo
- fpga
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/35—Details of non-pulse systems
- G01S7/352—Receivers
- G01S7/354—Extracting wanted echo-signals
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/41—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00 using analysis of echo signal for target characterisation; Target signature; Target cross-section
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
The present invention proposes a kind of dynamic radar echo digital down conversion system and method based on FPGA.The system comprises bandpass filters, dynamic cut position device, odd even draw-out device, mixer device and low-pass filter, wherein, the dynamic cut position device includes the first dynamic cut position module, second dynamic cut position module, third dynamic cut position module, decide whether to be truncated operation based on different input signals and the bit wide of signal maximum amplitude, the present invention is according to Digital Down Convert principle, take full advantage of the data buffer storage function of FPGA FIFO, the Amplitude maxima of each signal is calculated while data cached, then according to distinctive data cut position method, the dynamic cut position of the secondary echo-signal is completed while farthest retaining useful signal.In conjunction with the dynamic cut position method, the radar echo signal down-converted of varying strength under dynamically adaptive varying environment is may be implemented in digital down conversion system of the invention.
Description
Technical field
The present invention relates to radar return digital down converter method, in particular to a kind of dynamic radar number of echoes based on fpga
Word down conversion system and method.
Background technique
In common radar echo signal processing system, the analog intermediate frequency real signal of radio-frequency front-end passback turns by modulus
After changing device is converted into digital intermediate frequency real signal, it will usually the signal processing be write a letter in reply at digital baseband by Digital Down Convert device
Number, then be input in the signal processing apparatus of rear class.As the committed step in radar echo signal processing system, number is lower to be become
The process performance of frequency device directly influences the signal processing performance of radar system.
Digital Down Convert is usually made of following steps, and bandpass filtering, odd even are extracted, are mixed, low-pass filtering.Due to
The characteristic of FPGA fixed-point calculation itself, bandpass filtering, mixing, low-pass filtering these the step of having arithmetical operation can spreading numbers
According to bit wide.But in order to save FPGA resource and improve the rate of signal processing, it is necessary to implement to cut to the data after bit wide extension
Bit manipulation.
In existing technology, cut position operation is usually to obtain one group of cut position by algorithm simulating or field test
Value, it is fixed then to write in the Digital Down Converter Module of FPGA.First, the process is complicated for operation, moreover, in different environments,
The Data Position of interception may also be different, and system maintenance is very troublesome.Second, letter of this method for excessive or too small echo
It is number inadaptable, for excessive signal, this method can cut position it is very little, cause data to be overflowed.For too small signal, this method
Meeting cut position is too many, and effective information is caused to be lost.Therefore, a kind of dynamic radar echo number down-conversion device based on FPGA is designed
It is meaningful.
Summary of the invention
In order to overcome the above-mentioned deficiencies of the prior art, the purpose of the present invention is design a kind of dynamic radar based on FPGA
Echo digital down conversion system and method operate to complete the Digital Down Convert of digital intermediate frequency real signal.And it is possible to according to returning
The difference of intensity of wave, when needing to carry out data cut position, the position of dynamic select cut position, in maximum stick signal
Useful information.
An embodiment according to the present invention, the dynamic radar echo Digital Down Convert based on FPGA that the present invention provides a kind of
System, the system comprises:
Bandpass filter, for being filtered sampling to the radar echo signal received；
Dynamic cut position device for realizing the dynamic cut position of data bit according to the echo signal intensity received, and exports
The signal of fixed bit wide and the zoom factor for characterizing each echo scaling situation；
Odd even draw-out device carries out signal pumping for the signal after bandpass filtering to be divided into IQ two paths of signals by sampling order
Take processing；
Mixer device, for carrying out Frequency mixing processing to extracting treated two paths of signals respectively；
Low-pass filter exports lower frequency base band letter for filtering out two-way respectively by the high fdrequency component in mixed signal
Number.
Preferably, the dynamic cut position device includes that the first dynamic cut position module, the second dynamic cut position module and third are dynamic
State cut position module, wherein the first dynamic cut position module is used to realize that radar echo signal is adopted into filtering in bandpass filter
Signal dynamics cut position after sample；The second dynamic cut position module and third dynamic cut position module are respectively to IQ two paths of signals through low
Signal dynamics cut position after pass filter.
Preferably, after the dynamic cut position is specifically, receive echo-signal, it is slow that fifo module is input a signal into first
It deposits, while calculating the Amplitude maxima in this echo-signal, be that cut position strategy is arranged in echo according to signal amplitude maximum value,
Data are read from fifo module again, dynamic cut position are implemented to current echo-signal according to the cut position strategy, finally output is cut
Signal and zoom factor behind position.
Preferably, the cut position strategy rises specifically, corresponding to bit wide with signal amplitude maximum value, judges the signal amplitude
Relationship between maximum value and effective bit wide intercepts out valid data position if signal amplitude maximum value is greater than effective bit wide, makees
It is exported for useful signal, while abandoning remaining low data, otherwise operated without cut position, the zoom factor is described
The bit wide of low data.
Preferably, floating type coefficient is calculated by the fir1 function in matlab software in the coefficient of the bandpass filter
Afterwards, it then carries out carrying out the acquisition of data fixed point.
Preferably, the odd even abstraction module is realized based on the FIFO of an asymmetric I/O, and output bit wide is input bit wide
2 times.
Preferably, the mixer device, for carrying out Frequency mixing processing to extracting treated two paths of signals respectively, specifically
For, when entering mixer device for the road I signal, mixer device generates cosine signal, when entering mixer device for the road Q signal,
Mixer device generates sinusoidal signal, and the cosine signal and sinusoidal signal are respectively at the signal phase for being input to the mixer device
It is exported after multiplying, thus the mixed frequency signal exported.
Preferably, floating type coefficient is calculated by the fir1 function in matlab software in the coefficient of the low-pass filter
Afterwards, it then carries out carrying out the acquisition of data fixed point.
According to still another embodiment of the invention, under the dynamic radar echo number based on FPGA that the present invention also provides a kind of
Conversion method, which comprises
Digital intermediate frequency real signal is received, by bandpass filter to signal filtering sampling；Signal after bandpass filtering is pressed
Sampling order is separately input in two signal processing branches of IQ；Respectively to IQ two paths of signals Frequency mixing processing；Pass through low-pass filtering
Device filters out the high fdrequency component of the signal after Frequency mixing processing, exports lower frequency baseband signal.
Preferably, the signal by after bandpass filtering is separately input in two signal processing branches of IQ by sampling order
It before further include that the processing of dynamic cut position is carried out to the signal after band-pass filter.
Preferably, the high fdrequency component that the signal after Frequency mixing processing is filtered out by low-pass filter exports lower frequency base
It after band signal, further include the processing of dynamic cut position being carried out to the baseband signal of IQ two-way output respectively, and export and cut by dynamic
Position treated signal.
Preferably, after the dynamic cut position treatment process is specifically, receive echo-signal, FIFO is input a signal into first
Module caching, while the Amplitude maxima in this echo-signal is calculated, it is that echo setting is cut according to signal amplitude maximum value
Position strategy, then data are read from fifo module, dynamic cut position is implemented to current echo-signal according to the cut position strategy, finally
Signal and zoom factor after output cut position.
Preferably, the cut position strategy rises specifically, corresponding to bit wide with signal amplitude maximum value, judges the signal amplitude
Relationship between maximum value and effective bit wide intercepts out valid data if signal amplitude maximum value bit wide is greater than effective bit wide
Position exports as useful signal, while abandoning remaining low data, otherwise operates without cut position, the zoom factor
For the bit wide of the low data.
The present invention in existing Digital Down Convert process by using dynamic cut position module to substitute original fixed cut position mould
Block, so that Digital Down Convert device of the invention is adapted to the radar echo signal under varying environment.
Detailed description of the invention
Fig. 1 is the dynamic radar echo digital down conversion system frame diagram proposed by the present invention based on FPGA；
Fig. 2 is asymmetric I/O bit wide in the dynamic radar echo digital down conversion system proposed by the present invention based on FPGA
The structure chart of FIFO；
Fig. 3 is dynamic cut position device in the dynamic radar echo digital down conversion system proposed by the present invention based on FPGA
Structure chart.
Specific embodiment
A specific embodiment of the invention is explained in detail below in conjunction with attached drawing.
A kind of dynamic radar echo digital down conversion system based on FPGA, if Fig. 1 shows, the system comprises bandpass filterings
Device, dynamic cut position device, odd even draw-out device, mixer device and low-pass filter.
Wherein, bandpass filter, for being filtered sampling to the radar echo signal received.Bandpass filter is
After floating type coefficient is calculated by the fir1 function in matlab software in number, then carry out carrying out the acquisition of data fixed point.?
When realizing bandpass filter in fpga, it need to only call the fir ip core in the fpga exploitation software vivado of xilinx and be configured to
Polyphase filtering structure, then the filter coefficient obtained before importing by data fixed point.Based on polyphase filtering structure
Bandpass filter completes signal down sampling function while realizing filter function, abandons extra sampled point in advance, improves meter
Efficiency is calculated, the operand of rear class signal processing module is reduced.
Odd even draw-out device carries out signal pumping for the signal after bandpass filtering to be divided into IQ two paths of signals by sampling order
Take processing；Odd even draw-out device plays the function of a data branches, and the data after bandpass filtering are separated according to odd even sequence
Input two branches.The device realizes that fifo structure is as shown in Fig. 2, output bit wide based on the FIFO of an asymmetric I/O bit wide
It is 2 times of input bit wide, so that the present apparatus solves the clock-domain crossing data of this module while completing odd even extract function
Processing problem.
Mixer device, for carrying out Frequency mixing processing to extracting treated two paths of signals respectively；As shown in Figure 1, mixing dress
Setting includes mixer device 4 and mixer device 7, and when entering mixer device for the road I signal, mixer device 4 generates cosine signal,
When entering mixer device for the road Q signal, mixer device 7 generates sinusoidal signal, the cosine signal and sinusoidal signal point
It is not exported after being input to the signal multiplication of the mixer device, thus the mixed frequency signal exported.In the system of the present invention,
Cosine and the numerical value of sinusoidal mixed frequency signal can be made to be formed by+1 and -1 by the sample rate carefully selected, therefore, here
Mixing multiplication will not growth data bit wide.
Low-pass filter exports lower frequency base band letter for filtering out two-way respectively by the high fdrequency component in mixed signal
Number.Low-pass filtering is typically all the final step of down coversion, filters out the high fdrequency component in the signal by mixing, is retained desired
Baseband signal.After floating type coefficient is calculated by the fir1 function in matlab software in the coefficient of low-pass filter, then carry out
Carry out the acquisition of data fixed point.When realizing low-pass filter in fpga, the fpga of xilinx need to only be called to develop software
Fir ip core in vivado, then the low-pass filter coefficients obtained before importing by data fixed point.
In the present invention, in order to solve the problems in the existing technology, dynamic cut position device is proposed, the cut position device
For realizing the dynamic cut position of data bit according to the echo signal intensity received, and the signal and characterization that export fixed bit wide are respectively
The zoom factor of echo scaling situation.It is specifically applied in this system, the dynamic cut position device in this system includes first dynamic
State cut position module, the second dynamic cut position module and third dynamic cut position module, wherein the first dynamic cut position module is used for
Bandpass filter realizes radar echo signal into the signal dynamics cut position after filtering sampling；The second dynamic cut position module and
Signal dynamics cut position after three dynamic cut position modules are low-pass filtered to IQ two paths of signals respectively.As Fig. 1 shows.
Between the setting of first cut position module and bandpass filter and odd even draw-out device, and the second cut position module is located at the road I
After the low-pass filter of signal, third cut position module is located at after the low-pass filter of the road Q signal, because the function of three is made
It is all to use identical cut position strategy therefore with being all identical, the different input signal just for unlike, because
The specific object of this specific cut position strategy taken is different.For dynamic cut position itself, echo-signal is specially received
Afterwards, fifo module caching is input a signal into first, while calculating the Amplitude maxima in this echo-signal, according to signal width
Spending maximum value is that cut position strategy is arranged in echo, then data is read from fifo module, according to the cut position strategy to working as pre-echo
Signal implements dynamic cut position, finally exports signal and zoom factor after cut position.The cut position strategy is specifically, most with signal amplitude
It is big to be worth corresponding bit wide, the relationship between the signal amplitude maximum value and effective bit wide is judged, if signal amplitude maximum value is big
In effective bit wide, then valid data position is intercepted out, is exported as useful signal, while abandoning remaining low data, otherwise not
It is truncated operation, the zoom factor is the bit wide of the low data.That is, the dynamic in the first cut position module
The object that cut position process faces is the signal after band-pass filter samples, the dynamic cut position process of the second cut position module
The object faced is the signal after the road I signal is low-pass filtered, and the object that the dynamic cut position process of third cut position module faces
It is signal of the road the Q signal after low-pass filtering, and specific dynamic cut position process and strategy that three uses are identical.
Though its realization principle is equal as shown in figure 3, there are calling in several positions of three dynamic cut position modules in Fig. 1
It is consistent, so describing in this together.Dynamic cut position module is realized based on fifo, first inputs the signal for inputting this module
Fifo caching, while calculating the Amplitude maxima in this echo-signal.Then, cut position module is this according to Amplitude maxima
Echo sets a set of cut position method, then data are read from fifo, implements dynamic to this echo-signal according to cut position method and cuts
Position finally exports signal and zoom factor after cut position.Specifically, which is to correspond to bit wide with signal amplitude maximum value
It rises, retains certain digit downwards, exported as useful signal, abandon remaining low data, the bit wide of low data is this
The zoom factor of module output.By taking effective bit wide 16 as an example, if the bit wide of the Amplitude maxima of certain echo-signal is x1, such as x1
Greater than 16, then the valid data position intercepted out is x1-1, x1-2, x1-3 ... x1-16.Zoom factor is x1-16.Such as x1 is less than
In 16, then data are operated without cut position, zoom factor 0.Example 1, after bandpass filtering, maximum amplitude value 100000, then its
Effective bit wide is 18, and the valid data position intercepted out is 17,16,15 ... 2, zoom factor 2.Example 2, after bandpass filtering, most
Substantially angle value is -10000, then its effective bit wide is 16, then operates without cut position, zoom factor 0.
It is readily apparent that can all obtain one after each echo-signal of this Digital Down Convert device has been reprocessed
It is a utmostly retain effective information digital baseband complex signal and one characterize the signal scaling situation zoom factor.Cause
This needs unified zoom factor, so that each echo-signal zoom degree is identical if multiple echoes are uniformly processed below.
Specifically, the zoom factor maximum value of each secondary echo-signal is exactly counted, is then contracted for standard to remaining signal with secondary
Put operation.For example, zoom factor is respectively 7,6,5,3 after 4 echo signal processings.Then maximum zoom factor is 7, then the
Two echoes need to reduce 2^ (7-6) times, and third echo needs to reduce 2^ (7-5) times, and the 4th echo needs to reduce 2^ (7-
3) again.Due to each echo zoom factor when be dynamically determined, last zoom factor is also to be dynamically determined.It can
See, Digital Down Convert device of the invention can adapt dynamically to the echo-signal of varying strength under varying environment.
According to still another embodiment of the invention, under the dynamic radar echo number based on FPGA that the present invention also provides a kind of
Conversion method, which is characterized in that the described method includes:
Digital intermediate frequency real signal is received, by bandpass filter to signal filtering sampling；Signal after bandpass filtering is pressed
Sampling order is separately input in two signal processing branches of IQ；Respectively to IQ two paths of signals Frequency mixing processing；Pass through low-pass filtering
Device filters out the high fdrequency component of the signal after Frequency mixing processing, exports lower frequency baseband signal.
The signal by after bandpass filtering is gone back before being separately input in two signal processing branches of IQ by sampling order
Including carrying out the processing of dynamic cut position to the signal after band-pass filter.
The high fdrequency component that the signal after Frequency mixing processing is filtered out by low-pass filter, export lower frequency baseband signal it
It afterwards, further include the processing of dynamic cut position being carried out to the baseband signal of IQ two-way output respectively, and export after the processing of dynamic cut position
Signal.
After the dynamic cut position treatment process is specifically, receive echo-signal, it is slow that fifo module is input a signal into first
It deposits, while calculating the Amplitude maxima in this echo-signal, be that cut position strategy is arranged in echo according to signal amplitude maximum value,
Data are read from fifo module again, dynamic cut position are implemented to current echo-signal according to the cut position strategy, finally output is cut
Signal and zoom factor behind position.
The cut position strategy rises specifically, corresponding to bit wide with signal amplitude maximum value, judges the signal amplitude maximum value
Valid data position is intercepted out if signal amplitude maximum value bit wide is greater than effective bit wide with the relationship between effective bit wide, as
Useful signal output, while remaining low data is abandoned, it is otherwise operated without cut position, the zoom factor is described low
The bit wide of position data.
The present invention takes full advantage of the data buffer storage function of fpga fifo, data cached according to Digital Down Convert principle
While calculate the Amplitude maxima of each signal and retain then according to distinctive data cut position method farthest
The dynamic cut position of the secondary echo-signal is completed while useful signal.In conjunction with the dynamic cut position method, become under number of the invention
The radar echo signal down-converted of varying strength under dynamically adaptive varying environment may be implemented in display system.
Finally it should be noted that embodiment of above is only to illustrate the technical solution of the embodiment of the present invention rather than limits,
Although the embodiment of the present invention is described in detail referring to the above better embodiment, those skilled in the art should
Understand, can modify to the technical solution of the embodiment of the present invention or equivalent replacement should not all be detached from the skill of the embodiment of the present invention
The spirit and scope of art scheme.
Claims (10)
1. a kind of dynamic radar echo digital down conversion system based on FPGA, which is characterized in that the system comprises:
Bandpass filter, for being filtered sampling to the radar echo signal received；
Dynamic cut position device for realizing the dynamic cut position of data bit according to the echo signal intensity received, and exports fixation
The signal of bit wide and the zoom factor for characterizing each echo scaling situation；
Odd even draw-out device carries out at signal extraction for the signal after bandpass filtering to be divided into IQ two paths of signals by sampling order
Reason；
Mixer device, for carrying out Frequency mixing processing to extracting treated two paths of signals respectively；
Low-pass filter exports lower frequency baseband signal for filtering out two-way respectively by the high fdrequency component in mixed signal.
2. the dynamic radar echo digital down conversion system according to claim 1 based on FPGA, which is characterized in that described
Dynamic cut position device includes the first dynamic cut position module, the second dynamic cut position module and third dynamic cut position module, wherein described
First dynamic cut position module is used to realize radar echo signal into the signal dynamics cut position after filtering sampling in bandpass filter；Institute
State the second dynamic cut position module and third dynamic cut position module it is low-pass filtered to IQ two paths of signals respectively after signal dynamics cut
Position.
3. the dynamic radar echo digital down conversion system according to claim 2 based on FPGA, which is characterized in that described
After dynamic cut position is specifically, receive echo-signal, fifo module caching is input a signal into first, while calculating this echo
Amplitude maxima in signal is that cut position strategy is arranged in echo, then number is read from fifo module according to signal amplitude maximum value
According to, according to the cut position strategy to current echo-signal implement dynamic cut position, finally export cut position after signal and zoom factor.
4. the dynamic radar echo digital down conversion system according to claim 3 based on FPGA, which is characterized in that described
Cut position strategy rises specifically, corresponding to bit wide with signal amplitude maximum value, judge the signal amplitude maximum value and effective bit wide it
Between relationship, if signal amplitude maximum value be greater than effective bit wide, intercept out valid data position, as useful signal export, together
When abandon remaining low data, otherwise without cut position operate, the zoom factor be the low data bit wide.
5. the dynamic radar echo digital down conversion system according to claim 1 based on FPGA, which is characterized in that described
Mixer device, for carrying out Frequency mixing processing to extracting treated two paths of signals respectively, specifically, mixed when entering for the road I signal
When frequency device, mixer device generates cosine signal, and when entering mixer device for the road Q signal, mixer device generates sinusoidal signal,
The cosine signal and sinusoidal signal exports after being input to the signal multiplication of the mixer device, to be exported
Mixed frequency signal.
6. a kind of dynamic radar echo digital down converter method based on FPGA, which is characterized in that the described method includes:
Digital intermediate frequency real signal is received, by bandpass filter to signal filtering sampling；By the signal after bandpass filtering by sampling
Sequence is separately input in two signal processing branches of IQ；Respectively to IQ two paths of signals Frequency mixing processing；It is filtered by low-pass filter
Except the high fdrequency component of the signal after Frequency mixing processing, lower frequency baseband signal is exported.
7. the dynamic radar echo digital down converter method of FPGA according to claim 6, which is characterized in that described by band
Signal after pass filter further includes filtering before being separately input in two signal processing branches of IQ by sampling order to by band logical
The filtered signal of wave device carries out the processing of dynamic cut position.
8. the dynamic radar echo digital down converter method of FPGA according to claim 6, which is characterized in that described to pass through
Low-pass filter filters out the high fdrequency component of the signal after Frequency mixing processing, after exporting lower frequency baseband signal, further includes, right respectively
The baseband signal of IQ two-way output carries out the processing of dynamic cut position, and exports by dynamic cut position treated signal.
9. the dynamic radar echo digital down converter method of FPGA according to claim 7 or 8, which is characterized in that described
After dynamic cut position treatment process is specifically, receive echo-signal, fifo module caching is input a signal into first, is calculated simultaneously
Amplitude maxima in this echo-signal, is that cut position strategy is arranged in echo according to signal amplitude maximum value, then from fifo module
Middle reading data implement dynamic cut position to current echo-signal according to the cut position strategy, finally export signal and contracting after cut position
Put the factor.
10. the dynamic radar echo digital down converter method of FPGA according to claim 9, which is characterized in that described section
Position strategy rises specifically, corresponding to bit wide with signal amplitude maximum value, judges between the signal amplitude maximum value and effective bit wide
Relationship, if signal amplitude maximum value bit wide be greater than effective bit wide, intercept out valid data position, as useful signal export,
Remaining low data is abandoned simultaneously, is otherwise operated without cut position, the zoom factor is the bit wide of the low data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910512709.2A CN110208755B (en) | 2019-06-13 | 2019-06-13 | Dynamic radar echo digital down conversion system and method based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910512709.2A CN110208755B (en) | 2019-06-13 | 2019-06-13 | Dynamic radar echo digital down conversion system and method based on FPGA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110208755A true CN110208755A (en) | 2019-09-06 |
| CN110208755B CN110208755B (en) | 2021-04-02 |
Family
ID=67792479
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910512709.2A Active CN110208755B (en) | 2019-06-13 | 2019-06-13 | Dynamic radar echo digital down conversion system and method based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110208755B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110794369A (en) * | 2019-09-25 | 2020-02-14 | 四川九洲空管科技有限责任公司 | Baseband signal processing method based on carrier-based platform digital array radar |
| CN112763987A (en) * | 2020-12-29 | 2021-05-07 | 四川九洲空管科技有限责任公司 | Secondary radar full-dynamic receiving system based on dynamic range splitting |
| CN113126033A (en) * | 2021-03-01 | 2021-07-16 | 西安电子科技大学 | Radar signal digital orthogonal down-conversion method |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101510756A (en) * | 2009-03-06 | 2009-08-19 | 山东大学 | Digital signal down variable frequency processing system based on MIMO real time test platform |
| CN201766581U (en) * | 2010-09-07 | 2011-03-16 | 中国电子科技集团公司第十四研究所 | 16-way great dynamic digital receiver |
| CN102075467A (en) * | 2010-12-17 | 2011-05-25 | 中兴通讯股份有限公司 | Inphase quadrature signal intelligence quotient (IQ) data compression method and device |
| CN205787098U (en) * | 2016-05-04 | 2016-12-07 | 武汉大学 | A kind of distributed external illuminators-based radar multi-channel data acquisition unit |
| CN106788269A (en) * | 2017-01-11 | 2017-05-31 | 南京御达电信息技术有限公司 | A kind of improved digital down converter |
| US20170322773A1 (en) * | 2016-05-04 | 2017-11-09 | Texas Instruments Incorporated | Internally truncated multiplier |
| CN109088639A (en) * | 2017-06-14 | 2018-12-25 | 北京遥感设备研究所 | The general configurable Digital Down Convert IP kernel of one kind and its method |
-
2019
- 2019-06-13 CN CN201910512709.2A patent/CN110208755B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101510756A (en) * | 2009-03-06 | 2009-08-19 | 山东大学 | Digital signal down variable frequency processing system based on MIMO real time test platform |
| CN201766581U (en) * | 2010-09-07 | 2011-03-16 | 中国电子科技集团公司第十四研究所 | 16-way great dynamic digital receiver |
| CN102075467A (en) * | 2010-12-17 | 2011-05-25 | 中兴通讯股份有限公司 | Inphase quadrature signal intelligence quotient (IQ) data compression method and device |
| CN205787098U (en) * | 2016-05-04 | 2016-12-07 | 武汉大学 | A kind of distributed external illuminators-based radar multi-channel data acquisition unit |
| US20170322773A1 (en) * | 2016-05-04 | 2017-11-09 | Texas Instruments Incorporated | Internally truncated multiplier |
| CN106788269A (en) * | 2017-01-11 | 2017-05-31 | 南京御达电信息技术有限公司 | A kind of improved digital down converter |
| CN109088639A (en) * | 2017-06-14 | 2018-12-25 | 北京遥感设备研究所 | The general configurable Digital Down Convert IP kernel of one kind and its method |
Non-Patent Citations (3)
| Title |
|---|
| 廉昕 等: "数字下变频中的数据位宽选择", 《现代电子技术》 * |
| 杨胜华 等: "基于数字变带宽的雷达数字中频信道化设计 ", 《电讯技术》 * |
| 郭敏 等: "基于FPGA的一种数字下变频控制策略研究", 《电子测量技术》 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110794369A (en) * | 2019-09-25 | 2020-02-14 | 四川九洲空管科技有限责任公司 | Baseband signal processing method based on carrier-based platform digital array radar |
| CN112763987A (en) * | 2020-12-29 | 2021-05-07 | 四川九洲空管科技有限责任公司 | Secondary radar full-dynamic receiving system based on dynamic range splitting |
| CN112763987B (en) * | 2020-12-29 | 2024-03-01 | 四川九洲空管科技有限责任公司 | Secondary radar full-dynamic receiving system based on dynamic range splitting |
| CN113126033A (en) * | 2021-03-01 | 2021-07-16 | 西安电子科技大学 | Radar signal digital orthogonal down-conversion method |
| CN113126033B (en) * | 2021-03-01 | 2023-12-22 | 西安电子科技大学 | Radar signal digital quadrature down-conversion method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110208755B (en) | 2021-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2018188228A1 (en) | High-precision frequency measuring system and method | |
| CN110208755A (en) | A kind of dynamic radar echo digital down conversion system and method based on FPGA | |
| CN102346245B (en) | Digital down-conversion method of broadband IF (intermediate frequency) signals | |
| EP2652875B1 (en) | Integrated demodulator, filter and decimator (dfd) for a radio receiver | |
| CN102355273B (en) | Digital channelizing method and circuit | |
| CN105117196B (en) | A kind of parallel organization Sinc interpolation methods based on FPGA | |
| CN104201991A (en) | Digital down-converting system for implementing frequency-agility metrewave radar | |
| CN112350691A (en) | Geomagnetic weak signal detection algorithm based on multi-stage filtering extraction and two-stage WOLA structure | |
| CN102055435A (en) | Narrow-band digital filter | |
| CN100574098C (en) | Interpolation CIC wave filter and implementation method based on programmable logic device | |
| CN101594159B (en) | Method and device for digital front-end filtering | |
| CN100543492C (en) | The digital signal processing method of multi-channel high-frequency radar receiver | |
| CN109782310A (en) | A kind of BOC (n, n) modulated signal quick capturing method | |
| CN109639277A (en) | A kind of high speed signal preprocess method filtered based on ISERDES and parallel FIR | |
| CN106059530A (en) | Half-band filter structure with frequency response weakly correlated with coefficient quantization digit | |
| CN101360087B (en) | Low-complexity implementing method and apparatus for base-band forming SRRC digital filter | |
| CN106872948B (en) | Radar working channel acquisition system and method based on two-stage digital down-conversion | |
| CN102891662A (en) | Universal device and method for down conversion and up conversion of rate | |
| CN106972840A (en) | A kind of sampling rate converting method and device | |
| CN110690909B (en) | Low-complexity dynamic non-uniform channelized user separation method | |
| CN112968688B (en) | Method for realizing digital filter with selectable pass band | |
| CN105578083B (en) | Low noise CCD image formation electronic system | |
| CN101814932B (en) | Variable bandwidth CDMA digital filtering method based on digital intermediate frequency | |
| CN109327203B (en) | Digital down-conversion method based on secondary symmetric filtering | |
| CN107907891A (en) | Null tone anti-interference method and application system in satellite navigation application system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |