CN109716490A - 一种tfet及其制备方法 - Google Patents

一种tfet及其制备方法 Download PDF

Info

Publication number
CN109716490A
CN109716490A CN201780003482.8A CN201780003482A CN109716490A CN 109716490 A CN109716490 A CN 109716490A CN 201780003482 A CN201780003482 A CN 201780003482A CN 109716490 A CN109716490 A CN 109716490A
Authority
CN
China
Prior art keywords
grid
filler
layer
etching
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201780003482.8A
Other languages
English (en)
Other versions
CN109716490B (zh
Inventor
杨喜超
蔡皓程
赵静
张臣雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN109716490A publication Critical patent/CN109716490A/zh
Application granted granted Critical
Publication of CN109716490B publication Critical patent/CN109716490B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate

Abstract

一种TFET及其制备方法,涉及半导体技术领域,可大幅提高TFET制造工艺的可实现性。制备方法,包括:在形成有假栅(56)的衬底(10)上,使用填充物进行第一次填充,并进行平坦化的工艺,露出假栅(56);利用光刻工艺,形成包括第一刻蚀窗口的第一光刻胶层(71),第一刻蚀窗口位于第一区上方,通过各向同性刻蚀工艺去除位于第一区的填充物,对第一区进行离子注入工艺;使用填充物进行第二次填充,并进行平坦化的工艺,露出假栅(56);利用光刻工艺,形成包括第二刻蚀窗口的第二光刻胶层(72),第二刻蚀窗口位于第二区上方,通过各向同性刻蚀工艺去除位于第二区的填充物,对第二区进行离子注入工艺;其中,对第一区和第二区进行离子注入后分别形成源区(101)和漏区(102)。

Description

PCT国内申请,说明书已公开。

Claims (11)

  1. PCT国内申请,权利要求书已公开。
CN201780003482.8A 2017-08-21 2017-08-21 一种tfet及其制备方法 Active CN109716490B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/098327 WO2019036852A1 (zh) 2017-08-21 2017-08-21 一种tfet及其制备方法

Publications (2)

Publication Number Publication Date
CN109716490A true CN109716490A (zh) 2019-05-03
CN109716490B CN109716490B (zh) 2021-05-11

Family

ID=65438191

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780003482.8A Active CN109716490B (zh) 2017-08-21 2017-08-21 一种tfet及其制备方法

Country Status (2)

Country Link
CN (1) CN109716490B (zh)
WO (1) WO2019036852A1 (zh)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101667595A (zh) * 2008-09-05 2010-03-10 台湾积体电路制造股份有限公司 半导体装置
CN101699617A (zh) * 2009-10-29 2010-04-28 复旦大学 自对准的隧穿场效应晶体管的制备方法
CN102629627A (zh) * 2012-04-16 2012-08-08 清华大学 异质栅隧穿晶体管及其形成方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102169900B (zh) * 2011-03-01 2013-03-27 清华大学 基于异质栅极功函数的隧穿场效应晶体管及其形成方法
CN104617137B (zh) * 2015-01-19 2018-09-21 华为技术有限公司 一种场效应器件及其制备方法
CN104779292B (zh) * 2015-03-23 2018-01-09 华为技术有限公司 隧穿场效应晶体管及其制作方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101667595A (zh) * 2008-09-05 2010-03-10 台湾积体电路制造股份有限公司 半导体装置
CN101699617A (zh) * 2009-10-29 2010-04-28 复旦大学 自对准的隧穿场效应晶体管的制备方法
CN102629627A (zh) * 2012-04-16 2012-08-08 清华大学 异质栅隧穿晶体管及其形成方法

Also Published As

Publication number Publication date
CN109716490B (zh) 2021-05-11
WO2019036852A1 (zh) 2019-02-28

Similar Documents

Publication Publication Date Title
CN105990239B (zh) 半导体元件及其制作方法
CN107039523B (zh) 于主动区域中具有栅极接触的三维半导体晶体管
CN108807381B (zh) Finfet器件及其制造方法
KR101891373B1 (ko) 핀 구조물을 갖는 반도체 디바이스 및 그 제조 방법
US10170475B2 (en) Silicon-on-nothing transistor semiconductor structure with channel epitaxial silicon region
US9620507B2 (en) Silicon-on-nothing transistor semiconductor structure with channel epitaxial silicon-germanium region
US20150228649A1 (en) Transistor with well tap implant
CN109888001B (zh) 半导体器件及其制造方法及包括该器件的电子设备
CN105097649A (zh) 半导体结构的形成方法
CN106158748B (zh) 半导体元件及其制作方法
CN105826189B (zh) Ldmos晶体管的形成方法及ldmos晶体管
US20150021689A1 (en) Asymmetrical replacement metal gate field effect transistor
US20160086952A1 (en) Preventing epi damage for cap nitride strip scheme in a fin-shaped field effect transistor (finfet) device
CN109429526B (zh) 一种隧穿场效应晶体管及其制备方法
CN103632978B (zh) 半导体结构的形成方法
US9362279B1 (en) Contact formation for semiconductor device
US20150001628A1 (en) Semiconductor structure with improved isolation and method of fabrication to enable fine pitch transistor arrays
CN107546127B (zh) 半导体元件及其制作方法
CN109716490A (zh) 一种tfet及其制备方法
CN109478562A (zh) 隧穿场效应晶体管及其制造方法
US9601512B2 (en) SOI-based semiconductor device with dynamic threshold voltage
CN114512405A (zh) 减小FinFET器件寄生电容的方法
CN103681342A (zh) 一种导电沟道制作方法
CN113809008A (zh) 半导体结构及其形成方法
CN102683286B (zh) 提高载流子迁移率的cmos器件的制作方法及器件结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant