CN109301031A - The production method of N-type double-side cell - Google Patents

The production method of N-type double-side cell Download PDF

Info

Publication number
CN109301031A
CN109301031A CN201811062226.9A CN201811062226A CN109301031A CN 109301031 A CN109301031 A CN 109301031A CN 201811062226 A CN201811062226 A CN 201811062226A CN 109301031 A CN109301031 A CN 109301031A
Authority
CN
China
Prior art keywords
psg
silicon wafer
silicon
method described
front side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811062226.9A
Other languages
Chinese (zh)
Other versions
CN109301031B (en
Inventor
祁文杰
徐硕贤
叶枫
张耀
李云鹏
陈景
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Linyang Solar Energy Co ltd
Original Assignee
Jiangsu Lin Yang Photovoltaic Science And Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Lin Yang Photovoltaic Science And Technology Ltd filed Critical Jiangsu Lin Yang Photovoltaic Science And Technology Ltd
Priority to CN201811062226.9A priority Critical patent/CN109301031B/en
Publication of CN109301031A publication Critical patent/CN109301031A/en
Application granted granted Critical
Publication of CN109301031B publication Critical patent/CN109301031B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Chemically Coating (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The invention discloses a kind of production methods of N-type double-side cell, comprising: S1, silicon wafer remove damaging layer SDE;The low surface concentration phosphorus diffusion of S2, silicon chip back side;S3, PSG layers of outer plating SINx film;S4, front side of silicon wafer making herbs into wool;S5, it is promoted for a long time using boron expander progress high temperature;S6, the positive Pyrex BSG of removal;S7, front generate aluminium oxide ALD+ silicon nitride SINx;S8, printing and sintering: it chooses the preferable slurry of contact performance and matches sintering temperature simultaneously.The present invention reduces cell piece removal PSG and the step of thermal oxide, reduce battery process flow and it is required remove PSG board and thermal oxide board, and then production cost greatly reduces.

Description

The production method of N-type double-side cell
Technical field
The present invention relates to a kind of N-type solar cell manufacture craft, the production method of specifically a kind of N-type double-side cell.
Background technique
P-type crystal silicon battery occupies the absolute share in market at present.However, constantly pursuing improved efficiency and cost reduction is light Lie prostrate the eternal theme of industry.N type single crystal silicon has many advantages, such as minority carrier life time height compared with conventional single, and photo attenuation is small, has bigger Improved efficiency space, while there is N-type mono-crystal component dim light to respond, the advantages such as temperature coefficient is low.Therefore, N-type monocrystalline system Uniting has the double dominant of generated energy height and high reliablity.The manufacture craft of N-type cell is more compared with p-type technique process, and the time is long, at This is higher, and how to reduce cost is the key that N-type cell production.
Summary of the invention
The present invention is directed to the problem of background technique, proposes the N-type that a kind of process is few, the process time is short, at low cost The production method of double-side cell.
Technical solution
Method includes the following steps:
S1, silicon wafer go damaging layer;
The low surface concentration phosphorus diffusion of S2, silicon chip back side generates PSG layers;
S3, PSG layers of outer plating SINx film, SINx film thickness monitoring is in 80~90nm;
S4, front side of silicon wafer making herbs into wool;
S5, it is promoted for a long time using boron expander progress high temperature, the P content in PSG layers persistently reduces, and PSG layers are become SIO2 layers;
S6, the positive Pyrex BSG of removal;
S7, front generate aluminium oxide ALD+ silicon nitride SINx;
S8, printing and sintering: it chooses the preferable slurry of contact performance and matches sintering temperature simultaneously.
Specifically, thickness thinning is controlled in 8-9um, Reducing thickness in 0.45-0.5g in step S1.
In step S2, silicon chip back side, which is used, obtains lower surface concentration, tool by reducing phosphorus source amount and two step low temperature depositings Body:
Phosphorus source amount is reduced to 100sccm from 188sccm;
- 750 DEG C of deposition 10min;
- 780 DEG C of deposition 8min;
By aforesaid operations, raw PSG layer sheet resistance is increased to 95ohm from 80ohm;Phosphorus in phosphorosilicate glass PSG simultaneously Content reduces.
Specifically, in step S3, SINx film thickness 85nm.
Specifically, the control of making herbs into wool Reducing thickness is within 0.3g during front side of silicon wafer making herbs into wool in step S4.
Specifically, front side of silicon wafer making herbs into wool cross Cheng Qian there are one HF cleaning process, production when removing back side coating film Edge current leakage is reduced around plating in raw front.
Specifically, it is for a long time 2h that the high temperature, which is 1000 DEG C, in step S5;By the operation, in phosphorosilicate glass PSG Phosphorus concentration further decrease, reduce the surface concentration of front side of silicon wafer and increase junction depth, surface concentration is reduced to 1E19cm-3, Junction depth increases to 1.2um.
Specifically, in step S7, aluminium oxide ALD thickness 6nm, front side silicon nitride silicon SINx are with a thickness of 78nm, refractive index 2.07。
Beneficial effects of the present invention
Present invention employs the phosphoric diffusion technologies of low surface concentration, so that the P content in silicon chip surface and PSG is very low, then One layer of SINx film is plated on PSG, is carried out high temperature using boron expander and is promoted for a long time, so that the P in PSG continues to reduce, finally So that the step of becoming the few SIO2 layer of P content in PSG, reducing cell piece removal PSG and thermal oxide, reduces battery Process flow and it is required remove PSG board and thermal oxide board, and then production cost greatly reduces.
Detailed description of the invention
Fig. 1 is flow chart of the present invention.
Fig. 2 is silicon wafer morphologic change schematic diagram after step S2 of the present invention and step S5.
Specific embodiment
Below with reference to embodiment, the invention will be further described, and but the scope of the present invention is not limited thereto:
In conjunction with Fig. 1, a kind of production method of N-type double-side cell, method includes the following steps:
S1, silicon wafer remove damaging layer SDE;In the present embodiment, thickness thinning is controlled in 8-9um, Reducing thickness in 0.45-0.5g.
The low surface concentration phosphorus diffusion of S2, silicon chip back side generates PSG layers,;Silicon chip back side is used by reducing phosphorus source amount and two It walks low temperature depositing and obtains lower surface concentration, as shown in Fig. 2, specifically:
Phosphorus source amount is reduced to 100sccm from 188sccm;
- 750 DEG C of deposition 10min;
- 780 DEG C of deposition 8min;
By aforesaid operations, raw PSG layer sheet resistance is increased to 95ohm from 80ohm;Phosphorus in phosphorosilicate glass PSG simultaneously Content reduces.
S3, PSG layers of outer plating SINx film, SINx film thickness monitoring is in 80~90nm;In the present embodiment, SINx film thickness 85nm.
S4, front side of silicon wafer making herbs into wool;In the present embodiment, during front side of silicon wafer making herbs into wool making herbs into wool Reducing thickness control 0.3g with It is interior.In other embodiments, front side of silicon wafer making herbs into wool cross Cheng Qian there are one HF cleaning process, when removing back side coating film Edge current leakage is reduced around plating in the front of generation.
S5, it is promoted for a long time using boron expander progress high temperature, the P content in PSG layers persistently reduces, and PSG layers are become SIO2 layers;In the present embodiment, it is for a long time 2h that the high temperature, which is 1000 DEG C,;As shown in Fig. 2, by the operation, phosphorosilicate glass Phosphorus concentration in PSG further decreases, and the surface concentration and increase junction depth, surface concentration of front side of silicon wafer are reduced to 1E19cm-3, knot Increase to 1.2um deeply.
S6, the positive Pyrex BSG of removal;
S7, front generate aluminium oxide ALD+ silicon nitride SINx;In the present embodiment, aluminium oxide ALD thickness 6nm, front side silicon nitride Silicon SINx is with a thickness of 78nm, refractive index 2.07.
S8, printing and sintering: it chooses the preferable slurry of contact performance and matches sintering temperature simultaneously;Front uses He man of great strength 9642 slurries, peak temperature are 780 DEG C;The back side uses Du Pont C7980, and peak temperature is 780 DEG C.
Present invention employs the phosphoric diffusion technologies of low surface concentration, so that the P content in silicon chip surface and PSG is very low, then One layer of SINx film is plated on PSG, is carried out high temperature using boron expander and is promoted for a long time, so that the P in PSG continues to reduce, finally So that the step of becoming the few SIO2 layer of P content in PSG, reducing cell piece removal PSG and thermal oxide, reduces battery Process flow and it is required remove PSG board and thermal oxide board, and then production cost greatly reduces.
Specific embodiment described herein is only to illustrate to spirit of that invention.The neck of technology belonging to the present invention The technical staff in domain can make various modifications or additions to the described embodiments or replace by a similar method In generation, however, it does not deviate from the spirit of the invention or beyond the scope of the appended claims.

Claims (8)

1. a kind of production method of N-type double-side cell, it is characterised in that method includes the following steps:
S1, silicon wafer remove damaging layer SDE;
The low surface concentration phosphorus diffusion of S2, silicon chip back side generates PSG layers;
S3, PSG layers of outer plating SINx film, SINx film thickness monitoring is in 80~90nm;
S4, front side of silicon wafer making herbs into wool;
S5, it is promoted for a long time using boron expander progress high temperature, the P content in PSG layers persistently reduces, and becomes SIO2 for PSG layers Layer;
S6, the positive Pyrex BSG of removal;
S7, front generate aluminium oxide ALD+ silicon nitride SINx;
S8, printing and sintering: it chooses the preferable slurry of contact performance and matches sintering temperature simultaneously.
2. according to the method described in claim 1, it is characterized in that thickness thinning exists in 8-9um, Reducing thickness control in step S1 0.45-0.5g。
3. according to the method described in claim 1, it is characterized in that in step S2, silicon chip back side use by reduce phosphorus source amount and Two step low temperature depositings obtain lower surface concentration, specific:
Phosphorus source amount is reduced to 100sccm from 188sccm;
- 750 DEG C of deposition 10min;
- 780 DEG C of deposition 8min;
By aforesaid operations, raw PSG layer sheet resistance is increased to 95ohm from 80ohm;Phosphorus content in phosphorosilicate glass PSG simultaneously It reduces.
4. according to the method described in claim 1, it is characterized in that in step S3, SINx film thickness 85nm.
5. according to the method described in claim 1, it is characterized in that in step S4, making herbs into wool Reducing thickness during front side of silicon wafer making herbs into wool Control is within 0.3g.
6. according to the method described in claim 5, it is characterized in that crossing Cheng Qian in front side of silicon wafer making herbs into wool, there are one HF cleanings Edge current leakage is reduced around plating in process, the front generated when removing back side coating film.
7. according to the method described in claim 1, it is characterized in that it is for a long time 2h that the high temperature, which is 1000 DEG C, in step S5; By the operation, the phosphorus concentration in phosphorosilicate glass PSG is further decreased, and is reduced the surface concentration of front side of silicon wafer and is increased knot Deep, surface concentration is reduced to 1E19cm-3, junction depth increases to 1.2um.
8. according to the method described in claim 1, it is characterized in that in step S7, aluminium oxide ALD thickness 6nm, front side silicon nitride silicon SINx is with a thickness of 78nm, refractive index 2.07.
CN201811062226.9A 2018-09-12 2018-09-12 Manufacturing method of N-type double-sided battery Active CN109301031B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811062226.9A CN109301031B (en) 2018-09-12 2018-09-12 Manufacturing method of N-type double-sided battery

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811062226.9A CN109301031B (en) 2018-09-12 2018-09-12 Manufacturing method of N-type double-sided battery

Publications (2)

Publication Number Publication Date
CN109301031A true CN109301031A (en) 2019-02-01
CN109301031B CN109301031B (en) 2021-08-31

Family

ID=65166701

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811062226.9A Active CN109301031B (en) 2018-09-12 2018-09-12 Manufacturing method of N-type double-sided battery

Country Status (1)

Country Link
CN (1) CN109301031B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110299434A (en) * 2019-07-17 2019-10-01 浙江晶科能源有限公司 A kind of production method of N-type double-side cell

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100267187A1 (en) * 2007-12-13 2010-10-21 Yasushi Funakoshi Method for manufacturing solar cell
CN101919070A (en) * 2007-11-13 2010-12-15 荷兰能源建设基金中心 Method of manufacturing crystalline silicon solar cells using co diffusion of boron and phosphorus
CN101937944A (en) * 2010-08-31 2011-01-05 上海交通大学 Preparation method of double-sided passivated crystalline silicon solar cell
CN102263159A (en) * 2011-05-31 2011-11-30 江阴鑫辉太阳能有限公司 Process for preparing n-type solar cell by utilizing boron-phosphorus coamplification
CN102870229A (en) * 2010-05-12 2013-01-09 应用材料公司 Method of manufacturing crystalline silicon solar cells using epitaxial deposition
CN102971867A (en) * 2010-04-26 2013-03-13 福特沃特法国电力新能源分布公司 Method for preparing an n+pp+ or p+nn+ structure on silicon wafers
CN103346212A (en) * 2013-06-27 2013-10-09 英利集团有限公司 Phosphorus diffusion method, P-type battery preparation method and N-type battery preparation method
CN103824899A (en) * 2014-02-27 2014-05-28 浙江晶科能源有限公司 Implementation method for crystalline silicon emitting electrode with low surface concentration
JP2014220346A (en) * 2013-05-07 2014-11-20 株式会社村田製作所 Solar cell and method of manufacturing the same
DE102013211746A1 (en) * 2013-06-21 2014-12-24 Robert Bosch Gmbh Process for producing a solar cell
TW201535768A (en) * 2013-12-13 2015-09-16 Shinetsu Chemical Co Production method for solar cells and solar cell obtained by said production method
CN105122461A (en) * 2013-04-24 2015-12-02 三菱电机株式会社 Method for producing solar cell
CN105161552A (en) * 2015-08-18 2015-12-16 广东爱康太阳能科技有限公司 Single surface polished N-type solar cell and preparation method thereof
CN105723520A (en) * 2013-09-27 2016-06-29 离子射线服务公司 Method for producing a solar cell
CN107910256A (en) * 2017-11-07 2018-04-13 山西潞安太阳能科技有限责任公司 The low surface phosphorus source concentration method of diffusion of solar cell
CN108075011A (en) * 2016-11-10 2018-05-25 中国电子科技集团公司第四十八研究所 The preparation method of resistance dense-grid solar cell

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101919070A (en) * 2007-11-13 2010-12-15 荷兰能源建设基金中心 Method of manufacturing crystalline silicon solar cells using co diffusion of boron and phosphorus
US20100267187A1 (en) * 2007-12-13 2010-10-21 Yasushi Funakoshi Method for manufacturing solar cell
CN102971867A (en) * 2010-04-26 2013-03-13 福特沃特法国电力新能源分布公司 Method for preparing an n+pp+ or p+nn+ structure on silicon wafers
CN102870229A (en) * 2010-05-12 2013-01-09 应用材料公司 Method of manufacturing crystalline silicon solar cells using epitaxial deposition
CN101937944A (en) * 2010-08-31 2011-01-05 上海交通大学 Preparation method of double-sided passivated crystalline silicon solar cell
CN102263159A (en) * 2011-05-31 2011-11-30 江阴鑫辉太阳能有限公司 Process for preparing n-type solar cell by utilizing boron-phosphorus coamplification
CN105122461A (en) * 2013-04-24 2015-12-02 三菱电机株式会社 Method for producing solar cell
JP2014220346A (en) * 2013-05-07 2014-11-20 株式会社村田製作所 Solar cell and method of manufacturing the same
DE102013211746A1 (en) * 2013-06-21 2014-12-24 Robert Bosch Gmbh Process for producing a solar cell
CN103346212A (en) * 2013-06-27 2013-10-09 英利集团有限公司 Phosphorus diffusion method, P-type battery preparation method and N-type battery preparation method
CN105723520A (en) * 2013-09-27 2016-06-29 离子射线服务公司 Method for producing a solar cell
TW201535768A (en) * 2013-12-13 2015-09-16 Shinetsu Chemical Co Production method for solar cells and solar cell obtained by said production method
CN103824899A (en) * 2014-02-27 2014-05-28 浙江晶科能源有限公司 Implementation method for crystalline silicon emitting electrode with low surface concentration
CN105161552A (en) * 2015-08-18 2015-12-16 广东爱康太阳能科技有限公司 Single surface polished N-type solar cell and preparation method thereof
CN108075011A (en) * 2016-11-10 2018-05-25 中国电子科技集团公司第四十八研究所 The preparation method of resistance dense-grid solar cell
CN107910256A (en) * 2017-11-07 2018-04-13 山西潞安太阳能科技有限责任公司 The low surface phosphorus source concentration method of diffusion of solar cell

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
吕晓华等: "管式炉扩散法制备20%效率的n型双面电池", 《半导体技术》 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110299434A (en) * 2019-07-17 2019-10-01 浙江晶科能源有限公司 A kind of production method of N-type double-side cell

Also Published As

Publication number Publication date
CN109301031B (en) 2021-08-31

Similar Documents

Publication Publication Date Title
TWI669830B (en) Method for manufacturing local back contact solar cell
CN102598311B (en) Solar cell and manufacture the method for described solar cell
CN102403399B (en) Preparation method and structure of one-film and multipurpose masked texturing solar cell
CN109216473A (en) A kind of the surface and interface passivation layer and its passivating method of efficient crystal silicon solar battery
JP6246744B2 (en) Method for manufacturing solar battery cell
JP6553731B2 (en) N-type double-sided battery wet etching method
CN101853897A (en) Method for preparing N-type crystalline silicon solar cell with aluminum-based local emitters on back side
CN101548395A (en) Method of manufacturing crystalline silicon solar cells with improved surface passivation
CN110752273B (en) Simplified back passivation battery process applied to polycrystalline silicon chip
CN110854240A (en) PERC battery and preparation method thereof
CN104505425B (en) Method for preparing solar monocrystal back polished cell piece
CN111640823A (en) N-type passivated contact battery and preparation method thereof
CN108321255A (en) Low pressure diffusion technique applied to polycrystalline black silicon solar cell
CN103456837A (en) Method for manufacturing solar cell with local back surface field passivation
CN106409926A (en) Multilayer passivation film of crystalline-silicon battery and manufacturing method thereof
TW201312779A (en) Method for producing a solar cell and solar cell
CN103618021A (en) MWT battery manufacturing method
CN109301031A (en) The production method of N-type double-side cell
CN104659150A (en) Preparation method of crystalline silicon solar battery multi-layer antireflection film
CN114373674A (en) Efficient boron diffusion process
CN103531657A (en) Preparation method for polycrystal/monocrystal-like solar cell selective emitting electrode structure
CN109980043A (en) A kind of efficient volume production preparation method of the black silicon wafer of wet process
CN210956692U (en) PERC battery
CN110246905B (en) Silicon solar cell and preparation method thereof
CN105633218B (en) Passivation contact electrode structure of crystalline silicon grooving and grid burying battery and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230901

Address after: 226000 No. 222 Linyang Road, Nantong Economic and Technological Development Zone, Jiangsu Province

Patentee after: Jiangsu Linyang Solar Energy Co.,Ltd.

Address before: No. 612, Huashi Road, Huilong Town, Qidong City, Nantong City, Jiangsu Province 226200

Patentee before: JIANGSU LINYANG PHOTOVOLTAIC TECHNOLOGY CO.,LTD.