CN108735798A - SiC FET components and its manufacturing method with low starting voltage - Google Patents

SiC FET components and its manufacturing method with low starting voltage Download PDF

Info

Publication number
CN108735798A
CN108735798A CN201810284540.5A CN201810284540A CN108735798A CN 108735798 A CN108735798 A CN 108735798A CN 201810284540 A CN201810284540 A CN 201810284540A CN 108735798 A CN108735798 A CN 108735798A
Authority
CN
China
Prior art keywords
layer
silicon carbide
connect
type
type silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201810284540.5A
Other languages
Chinese (zh)
Inventor
廖奇泊
陈俊峰
古夫
古一夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Core Cci Capital Ltd
Original Assignee
Shanghai Core Cci Capital Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Core Cci Capital Ltd filed Critical Shanghai Core Cci Capital Ltd
Priority to CN201810284540.5A priority Critical patent/CN108735798A/en
Publication of CN108735798A publication Critical patent/CN108735798A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices

Abstract

The invention discloses a kind of SiC FET components and its manufacturing method with low starting voltage, it includes insulating layer etc., aluminium copper silicon layer both sides are connect with insulating layer, insulating layer is connect with gate oxide, polycrystalline silicon grid layer is located in gate oxide, Xiao Jite layers connect with aluminium copper silicon layer, p-type silicon carbide layer is connect with Xiao Jite layers, the wellblocks N and N-type source layer are connected and are respectively positioned between gate oxide, p-type silicon carbide layer, gate oxide, the wellblocks N, p-type silicon carbide layer are connect with N-type silicon carbide epitaxy area side, and the N-type silicon carbide epitaxy area other side is connect with N-type drain floor.The present invention can solve the problems, such as that conventional MOS FET turnaround times are long, reduction is common in the shortcomings that SiC components high start voltage and improves reliability issues of the gate oxide caused by high electric field in SiC MOSFET components, the efficiency of power device is substantially improved, ability with Quick-return reduces the starting voltage of component and improves SiC components operating in the problem of carrier transport factor reduces under reversing mode.

Description

SiC FET components and its manufacturing method with low starting voltage
Technical field
The present invention relates to a kind of SiC (silicon carbide) FET (abbreviation of Field Effect Transistor, field effect transistors Pipe) component and its manufacturing method, more particularly to a kind of SiC FET components and its manufacturing method with low starting voltage.
Background technology
The component architecture of general SiC MOSFET is since SiC can bear higher critical electric field, we can in design Enough voltage endurance capabilities are obtained with denseer N-type substrate and the concentration of the wellblocks P, but the denseer wellblocks P can improve component Starting voltage, in addition SiC itself has higher energy gap, therefore SiC MOSFET need higher gate voltage (gate Voltage) to form inversion layer conducting electric current, therefore it is difficult the starting voltage for reducing SiC MOSFET in the design of component; In addition under such component architecture, the diode of he parasitism itself is simple PN diode and does not have Quick-return energy Power, for requiring component to have the characteristic of fast diode turnaround time (Trr) in high-speed applications, this is that SiC MOSFET are another A problem to be solved.
Invention content
Technical problem to be solved by the invention is to provide a kind of SiC FET components with low starting voltage and its manufactures Method can relatively easily reduce the starting voltage of component, have Quick-return ability.
The present invention is to solve above-mentioned technical problem by following technical proposals:The present invention provides a kind of with low starting The SiC FET components of voltage comprising insulating layer, polycrystalline silicon grid layer, gate oxide, aluminium copper silicon layer, Xiao Jite layers, the wellblocks N, P Type silicon carbide layer, N-type silicon carbide epitaxy area, N-type drain floor, N-type source floor, aluminium copper silicon layer both sides are connect with insulating layer, absolutely Edge layer is connect with gate oxide, and polycrystalline silicon grid layer is located in gate oxide, and Xiao Jite layers connect with aluminium copper silicon layer, p-type silicon carbide Layer is connect with Xiao Jite layers, and the wellblocks N and N-type source layer are connected and be respectively positioned between gate oxide, p-type silicon carbide layer, gate oxidation Floor, the wellblocks N, p-type silicon carbide layer are connect with the type silicon carbide epitaxy areas N side, and the N-type silicon carbide epitaxy area other side is leaked with N-type Pole layer connection.
The present invention also provides a kind of manufacturing methods of the SiC FET components with low starting voltage comprising following steps:
Step 1:First groove exposure imaging and etching;
Step 2:After etching and photoresist removal, p-type silicon carbide is deposited;
Step 3:Silicon carbide etch-back;
Step 4:Gate groove exposure imaging and etching;
Step 5:The generation of gate pole oxidation layer and gate pole polysilicon deposition;
Step 6:Polysilicon etch back is carved;
Step 7:Source electrode exposure imaging and N-type mix the implantation of ion again;
Step 8:Dielectric layer deposition and articulamentum exposure imaging and etching;
Step 9:Schottky metal layer deposits;
Step 10:Deposition of metal exposure imaging and etching;
Step 11:Sheath deposition and sheath exposure imaging and etching.
The positive effect of the present invention is that:The present invention has Schottky diode, can solve in conventional MOS FET In addition portion's parasitism PN junction turnaround time long problem can reduce the shortcomings that being common in SiC components high start voltage and improvement Reliability issues of the gate oxide caused by high electric field in SiC MOSFET components;SiC material is because have higher energy gap With the characteristic of higher critical collapse electric field, therefore the efficiency of power device can be substantially improved;With built-in Schottky two Pole pipe and PN junction, therefore the ability with Quick-return;Since component primary operational is in carrier accumulation pattern, component can be reduced Starting voltage and improve SiC components and operate under reversing mode the problem of carrier transport factor reduces.
Description of the drawings
Upon reading the detailed description of non-limiting embodiments with reference to the following drawings, other feature of the invention, Objects and advantages will become more apparent upon:
Fig. 1 is the structural diagram of the present invention.
Fig. 2 is the structural schematic diagram in N-type silicon carbide epitaxy of the present invention area.
Fig. 3 is the schematic diagram of silicon carbide etch-back of the present invention.
Fig. 4 is the schematic diagram that polysilicon etch back of the present invention is carved.
Fig. 5 is the schematic diagram of schottky metal layer of the present invention deposition.
Specific implementation mode
With reference to specific embodiment, the present invention is described in detail.Following embodiment will be helpful to the technology of this field Personnel further understand the present invention, but the invention is not limited in any way.It should be pointed out that the ordinary skill of this field For personnel, without departing from the inventive concept of the premise, various modifications and improvements can be made.These belong to the present invention Protection domain.
As shown in Figure 1, it includes insulating layer 1, polycrystalline silicon grid layer 2, grid that the present invention, which has the SiC FET components of low starting voltage, Oxide layer 3, aluminium copper silicon floor 4, Xiao Jite floor 5, the wellblocks N 6, p-type silicon carbide layer 7, N-type silicon carbide epitaxy area 8, N-type drain floor 9, N Type source layer 10,4 both sides of aluminium copper silicon layer are connect with insulating layer 1, and insulating layer 1 is connect with gate oxide 3, polycrystalline silicon grid layer 2 In in gate oxide 3, Xiao Jite layers 5 are connect with aluminium copper silicon layer 4, and p-type silicon carbide layer 7 is connect with Xiao Jite layers 5, the wellblocks N 6 and N Type source layer 10 is connected and is respectively positioned between gate oxide 3, p-type silicon carbide layer 7, gate oxide 3, the wellblocks N 6, p-type silicon carbide layer 7 connect with 8 side of N-type silicon carbide epitaxy area, and 8 other side of N-type silicon carbide epitaxy area is connect with N-type drain floor 9.
As shown in Fig. 2, in N-type silicon carbide epitaxy area 8 redeposited second thin layer N-type silicon carbide, herein we want The thickness of second layer SiC and concentration is asked to be below first layer SiC.
There is the present invention manufacturing method of the SiC FET components of low starting voltage to include the following steps:
Step 1:First groove exposure imaging and etching;
Step 2:After etching and photoresist removal, p-type silicon carbide is deposited;
Step 3:As shown in figure 3, silicon carbide etch-back;
Step 4:Gate groove exposure imaging and etching;
Step 5:The generation of gate pole oxidation layer and gate pole polysilicon deposition;
Step 6:As shown in figure 4, polysilicon etch back is carved;
Step 7:Source electrode exposure imaging and N-type mix the implantation of ion again;
Step 8:Dielectric layer deposition and articulamentum exposure imaging and etching;
Step 9:As shown in figure 5, schottky metal layer deposits;
Step 10:Deposition of metal exposure imaging and etching;
Step 11:Sheath deposition and sheath exposure imaging and etching.
The present invention increases a p type island region domain mixed again in the wellblocks N, by the adjustment of the upper parameter of design, component not Under the situation of unlatching, N-type source layer is interdicted to the electric current between N-type drain layer by the complete vague and general state of the wellblocks N is caused; In addition gate oxide also is shielded except high electric field simultaneously, improve the reliability issues of silicon carbide MOSFET, and the unlatching of component It is the electronics accumulation by the wellblocks N, therefore the starting voltage of component is not influenced by the wide energy gap of silicon carbide, and charge accumulation mould We also can get higher charge transporting ability under formula.
In conclusion the present invention has Schottky diode, when can solve the reply of conventional MOS FET endophyte PN junctions Between long problem, in addition can reduce the shortcomings that being common in SiC components high start voltage and improve in SiC MOSFET components Reliability issues of the gate oxide caused by high electric field;SiC material is because have higher energy gap and higher critical collapse The characteristic of electric field, therefore the efficiency of power device can be substantially improved;With built-in Schottky diode and PN junction, therefore have There is the ability of Quick-return;Since component primary operational is in carrier accumulation pattern, starting voltage and the improvement of component can be reduced SiC components operate in the problem of carrier transport factor reduces under reversing mode.
Specific embodiments of the present invention are described above.It is to be appreciated that the invention is not limited in above-mentioned Particular implementation, those skilled in the art can make various deformations or amendments within the scope of the claims, this not shadow Ring the substantive content of the present invention.

Claims (2)

1. a kind of SiC FET components with low starting voltage, which is characterized in that it includes insulating layer, polycrystalline silicon grid layer, grid oxygen Change floor, aluminium copper silicon floor, Xiao Jite floor, the wellblocks N, p-type silicon carbide layer, N-type silicon carbide epitaxy area, N-type drain floor, N-type source floor, Aluminium copper silicon layer both sides are connect with insulating layer, and insulating layer is connect with gate oxide, and polycrystalline silicon grid layer is located in gate oxide, Xiao Ji Special layer is connect with aluminium copper silicon layer, and p-type silicon carbide layer is connect with Xiao Jite layers, and the wellblocks N connect with N-type source layer and are respectively positioned on grid oxygen Change between layer, p-type silicon carbide layer, gate oxide, the wellblocks N, p-type silicon carbide layer are connect with N-type silicon carbide epitaxy area side, N The type silicon carbide epitaxy area other side is connect with N-type drain floor.
2. a kind of manufacturing method of the SiC FET components with low starting voltage, which is characterized in that it includes the following steps:
Step 1:First groove exposure imaging and etching;
Step 2:After etching and photoresist removal, p-type silicon carbide is deposited;
Step 3:Silicon carbide etch-back;
Step 4:Gate groove exposure imaging and etching;
Step 5:The generation of gate pole oxidation layer and gate pole polysilicon deposition;
Step 6:Polysilicon etch back is carved;
Step 7:Source electrode exposure imaging and N-type mix the implantation of ion again;
Step 8:Dielectric layer deposition and articulamentum exposure imaging and etching;
Step 9:Schottky metal layer deposits;
Step 10:Deposition of metal exposure imaging and etching;
Step 11:Sheath deposition and sheath exposure imaging and etching.
CN201810284540.5A 2018-04-02 2018-04-02 SiC FET components and its manufacturing method with low starting voltage Withdrawn CN108735798A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810284540.5A CN108735798A (en) 2018-04-02 2018-04-02 SiC FET components and its manufacturing method with low starting voltage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810284540.5A CN108735798A (en) 2018-04-02 2018-04-02 SiC FET components and its manufacturing method with low starting voltage

Publications (1)

Publication Number Publication Date
CN108735798A true CN108735798A (en) 2018-11-02

Family

ID=63941107

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810284540.5A Withdrawn CN108735798A (en) 2018-04-02 2018-04-02 SiC FET components and its manufacturing method with low starting voltage

Country Status (1)

Country Link
CN (1) CN108735798A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6355944B1 (en) * 1999-12-21 2002-03-12 Philips Electronics North America Corporation Silicon carbide LMOSFET with gate reach-through protection
CN105576032A (en) * 2015-08-26 2016-05-11 上海晶亮电子科技有限公司 SiC MOSFET (Silicon Carbide Metal Oxide Semiconductor Field Effect Transistor) device unit and manufacturing method thereof
CN106206749A (en) * 2016-09-23 2016-12-07 兰州大学 A kind of schottky transistor with unsaturated characteristic and preparation method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6355944B1 (en) * 1999-12-21 2002-03-12 Philips Electronics North America Corporation Silicon carbide LMOSFET with gate reach-through protection
CN105576032A (en) * 2015-08-26 2016-05-11 上海晶亮电子科技有限公司 SiC MOSFET (Silicon Carbide Metal Oxide Semiconductor Field Effect Transistor) device unit and manufacturing method thereof
CN106206749A (en) * 2016-09-23 2016-12-07 兰州大学 A kind of schottky transistor with unsaturated characteristic and preparation method thereof

Similar Documents

Publication Publication Date Title
US8916929B2 (en) MOSFET having a JFET embedded as a body diode
US11652166B2 (en) Power device having super junction and Schottky diode
US9209242B2 (en) Semiconductor device with an edge termination structure having a closed vertical trench
CN108962977B (en) SBD (silicon carbide) -integrated silicon carbide trench MOSFETs (metal-oxide-semiconductor field effect transistors) and preparation method thereof
US20130049107A1 (en) Trench semiconductor power device and fabrication method thereof
US11342433B2 (en) Silicon carbide devices, semiconductor devices and methods for forming silicon carbide devices and semiconductor devices
TW201220405A (en) A method for fabricating a GaN thin film transistor
US10056260B2 (en) Schottky diode with dielectrically isolated diffusions, and method of manufacturing the same
CN113838909B (en) Groove type primitive cell structure and preparation method
CN219419037U (en) Groove type silicon carbide MOSFET device
US7906386B2 (en) Semiconductor device and method of fabricating the same
CN113497140A (en) Silicon carbide field effect transistor, preparation method thereof and silicon carbide power device
CN116314302A (en) Manufacturing method of groove type silicon carbide MOSFET device
CN108735798A (en) SiC FET components and its manufacturing method with low starting voltage
CN115425079A (en) Groove type double-layer gate power device and manufacturing method thereof
CN110534575B (en) VDMOS device
CN113990917A (en) Transistor with embedded isolation layer in bulk substrate
CN108598153B (en) Soft recovery power semiconductor diode and preparation method thereof
KR101184378B1 (en) Schottky diode and method for manufacturing the same
CN113451296B (en) Power device with lateral insulated gate bipolar transistor and method of manufacturing the same
CN104253045A (en) VDMOS (Vertical Double-Diffused Metal-Oxide-Semiconductor) device and manufacturing method thereof
US20220059695A1 (en) Semiconductor device and method for manufacturing the same
CN116190458A (en) Schottky contact super barrier rectifier comprising Schottky diode
KR101072992B1 (en) Schottky diode and method for forming the same
KR101502306B1 (en) Semiconductor rectification device and method for fabricating the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication
WW01 Invention patent application withdrawn after publication

Application publication date: 20181102