CN108513681B - 显示面板及显示面板制作方法 - Google Patents

显示面板及显示面板制作方法 Download PDF

Info

Publication number
CN108513681B
CN108513681B CN201780004623.8A CN201780004623A CN108513681B CN 108513681 B CN108513681 B CN 108513681B CN 201780004623 A CN201780004623 A CN 201780004623A CN 108513681 B CN108513681 B CN 108513681B
Authority
CN
China
Prior art keywords
light
substrate
layer
display panel
resin material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201780004623.8A
Other languages
English (en)
Other versions
CN108513681A (zh
Inventor
叶江波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Royole Technologies Co Ltd
Original Assignee
Shenzhen Royole Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Royole Technologies Co Ltd filed Critical Shenzhen Royole Technologies Co Ltd
Publication of CN108513681A publication Critical patent/CN108513681A/zh
Application granted granted Critical
Publication of CN108513681B publication Critical patent/CN108513681B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

一种显示面板(100)，包括基底(10)与多个排列设置于基底(10)的薄膜晶体管(13)。每一个薄膜晶体管(13)与基底(10)之间设置光阻层(11)与遮光层(12)，光阻层(11)与遮光层(12)对应于薄膜晶体管(13)的导电沟道(136)，且光阻层(11)较遮光层(12)邻近基底(10)，遮光层(12)用于反射自基底(10)传输的光线以防止光线传输至导电沟道(136)，光阻层(11)用于将来自基底(10)的光线产生折射并沿显示面板(100)的出光方向单向传输。

Description

显示面板及显示面板制作方法
本专利文件披露的内容包含受版权保护的材料。该版权为版权所有人所有。版权所有人不反对任何人复制专利与商标局的官方记录和档案中所存在的该专利文件或该专利披露。
技术领域
本发明涉及显示技术领域，尤其涉及显示面板以及显示面板的制作方法。
背景技术
显示器中面板通常采用薄膜晶体管(Thin Film Transistor，TFT)等半导体器件来作为像素单元是否接收图像数据的开关元件。众所周知，薄膜晶体管需要通过半导体材料作为导电沟道，而显示面板中均有光线的传送。然而，半导体材料在接收到光照时较为容易产生光电效应，当导电沟道内的半导体材料产生光电效应时将会对薄膜晶体管的开关特性产生影响。因此，显示面板中对应薄膜晶体管导电沟道的位置会设置有遮光材料，但是，遮光材料的设置将会使得显示面板中传导的光线进行多次反射从而导致光线的利用率降低。
发明内容
为解决前述问题，本发明提供一种光线利用率较高的显示面板。
进一步，提供一种前述显示面板的制作方法。
一种显示面板，包括基底与多个阵列排布设置于所述基底的薄膜晶体管。每一个薄膜晶体管与基底之间设置光阻层与遮光层，所述光阻层与所述遮光层对应所述薄膜晶体管的导电沟道，且所述光阻层较所述遮光层邻近所述基底，所述遮光层用于反射自基底传输的光线以防止所述光线传输至所述导电沟道，所述光阻层用于将来自所述基底的光线产生折射并沿所述显示面板的出光方向单向传输。
一种显示面板的制作方法
提供一基底；
于所述基底表面形成图案化的光阻层；
于所述光阻层上形成图案化的遮光层，所述光阻层与所述遮光层的图案相同；以及
于所述图案化的遮光层上形成多个矩阵排布设置的薄膜晶体管，所述光阻层与所述遮光层对应所述薄膜晶体管的导电沟道；
所述遮光层用于反射自基底传输的光线以防止所述光线传输至所述导电沟道，所述光阻层用于将来自所述基底的光线产生折射并沿所述显示面板的出光方向单向传输。
相较于现有技术，由于薄膜晶体管在入光方向一侧设置有光阻层，光阻层使得薄膜晶体管邻近基底一侧的光线均沿着出光方向单向传输，从而有效防止被遮光层反射的光线再次进入基板多次传输而产生损失，提高了光线的利用率。
附图说明
为了更清楚地说明本发明实施例的技术方案，下面将对实施例中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本发明一实施例中显示面膜的侧面结构示意图。
图2为光线在如图1所示两个相邻薄膜晶体管光阻层中传输的光路图。
图3为制作如图1所示显示面板的流程图。
图4为制作如图1所示光阻层的流程图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有付出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
显示面板包括依次层叠设置的基底、光阻层、遮光层以及薄膜晶体管。其中，所述遮光层用于遮蔽自基底传输的光线传输至所述导电沟道，所述光阻层用于将来自所述基底的光线沿显示面板出光方向单向传输，防止传送至遮光层的光线反射至基底。进一步，所述光阻层光折射率沿着显示面板的出光方向逐渐减小。所述光阻层包括至少一种单个感光基团的树脂材料、至少一种多个感光基团的树脂材料，且所述多个感光基团的树脂材料的浓度沿所述显示面板出光方向逐渐减小。所述多个感光基团的树脂材料的折射率大于所述单个感光基团的树脂材料的折射率。
具体地，下面结合附图具体说明显示面板的层结构。
请参阅图1，其为本发明一实施例中显示面膜的侧面结构示意图。如图1所示，显示面板100中基底10包括正对的第一表面101与第二表面102。其中，第一表面101用于接收光线，也即是作为显示面板100的入光面，可以理解，对应第一表面101一侧，可以设置光源(图未示)以出射光线为显示面板100的图像显示提供光线。第二表面102用于设置显示元件(图未示)，以配合第一表面101接收的光线进行图像显示。为便于说明，定义第一方向F为显示面板100的出光方向。
本实施例中，所述基底10为玻璃基板，当然，可变更地，所述基底10也以为其他材质的基板，例如树脂材质的基板。
对应第一表面101上依次设置有图案化的光阻层11、图案化的遮光层12、薄膜晶体管13、绝缘保护层14以及导电电极15。
其中，光阻层11用于使得自第二表面102出射的光线沿着第一方向F单向传输。
遮光层12设置于光阻层11表面，用于遮挡来自光阻层11的光线。
薄膜晶体管13通过间隔的绝缘层(未标示)设置于遮光层12上。薄膜晶体管13包源极131、漏极132、半导体层133以及栅极134，其中，源极131、漏极132、半导体层133设置于同一层，其中，源极131与漏极132设置于半导体层133的相对两侧，其中，半导体层133构成薄膜晶体管13的导电沟道136。栅极134通过栅极绝缘层135正对导电沟道136上方，换句话说栅极134较源极131、漏极132、半导体层133远离基底10的第二表面102，从而构成顶栅型结构。
本实施例中，导电沟道136正对于所述光阻层11以及遮光层12，也即是导电沟道136、光阻层11以及遮光层12沿第一方向F在基底10的第二表面102的投影重合。由此，遮光层12能够有效防止自基板10第一表面101接收的光线直接照射导电沟道136，以防止导电沟道136受到光线照射时产生光电效应而影响薄膜晶体管13的工作性能。
本实施例中，绝缘层与栅极绝缘层135采用氮化硅(SiNx)或者氧化硅(SiOx)构成，源极131、漏极132以及栅极134采用金属导电材料构成，例如钼(Mo)、铜(Cu)等。
具体地，请参阅图2，其为光线在如图1所示两个相邻薄膜晶体管13中光阻层11传输的光路图。如图2所示，光阻层11光折射率沿着显示面板的出光方向逐渐减小，由此，光阻层11在接收到第一表面102传输的光线时使其产生折射，以减小传输至遮光层12的光线，另外，当传输至遮光层12产生反射时，光阻层则进一步对遮光层12反射的光线进行折射，并使得折射的光线均自第一方向F单向传输，从而防止遮光层12反射的光线再次传输至基底10中。由此，光阻层11能够使得光线在第一方向F上对应显示面板100的透光区域单向传输，而不会在基板10以及其他层结构中多次往返传输，从而有效提高光线的利用率。
所述光阻层11中包括至少一种单个感光基团的树脂材料以及至少一种多个感光基团的树脂材料，且所述多个感光基团的树脂材料的浓度沿所述显示面板100出光方向逐渐减小，也即是多个感光基团的树脂材料的浓度沿着第一方向F逐渐减小，从而使得所述光祖层11沿着显示面板100出光方向的折射率逐渐减小。较佳地，所述多个感光基团的树脂材料的折射率大于所述单个感光基团的树脂材料的折射率。
较佳地，所述多个感光基团的树脂材料能够吸收紫外光以及波长小于预设值的可见光，从而进一步提高显示面板100图像显示用光线的纯净度。
可变更地，对应薄膜晶体管13还可以为底栅极结构，也即是栅极134通过一栅极绝缘层135正对导电沟道136下方，换句话说源极131、漏极132、半导体层133较栅极134远离基底10的第二表面102，从而构成底栅型结构。
较佳地，半导体层133采用低温多晶硅(Low Temperature Poly-silicon，lowtemperature LTPS)的工艺制程。
相较于现有技术，由于薄膜晶体管13在入光方向一侧设置有光阻层11，光阻层11使得薄膜晶体管13邻近基底10一侧的光线均沿着出光方向单向传输，从而有效防止被遮光层12反射的光线再次进入基板100多次传输而产生损失，提高了光线的利用率。
可以理解，显示面板100可以用于需要采用背光源的液晶显示装置，也可以为应用于有机发光二极管显示器(Organic Light-Emitting Diode，OLED)中。
请再次参阅图1，绝缘保护层14与导电电极15依次设置于薄膜晶体管13表面。其中，绝缘保护层14上对应薄膜晶体管13的源极131还设置有开口(未标示)，从而使得导电电极15开口与源极131电性连接。
本实施例中，绝缘保护层14均采用氮化硅(SiNx)或者氧化硅(SiOx)构成，导电电极15采用氧化铟锡(ITO)材质。
请参阅图3，其为制作如图1所示显示面板100的流程图。如图3所示，显示面板100的制作方法包括步骤如下：
步骤110：提供基底10，其中，基底包括正对的第一表面101与第二表面102，其中，第一表面101用于接收光线，也即是作为显示面板100的入光面，对应第一表面101一侧，可以设置光源(图未示)以出射光线为显示面板100的图像显示提供光线。自第一表面101入射的光线在第二表面102向外出射。
步骤120：于所述基底101形成图案化的光阻层11。
具体地，如图4所示，其为对应光阻层11的制作步骤流程图，如图4所示，对应图案化的光阻层11的制作步骤还包括：
步骤121：对应基底101的第二表面102，涂布至少一种单个感光基团的树脂材料、至少一种多个感光基团的树脂材料的混合溶液。
步骤122：固化所述混合溶液，形成混合溶液薄膜。；
步骤123：通过曝光图案化所述混合溶液薄膜形成所述图案化的光阻层11，其中，沿着邻近所述基底方向对应所述混合溶液薄膜的曝光强度逐渐减小，从而的所述多个感光基团的树脂材料在所述光阻层11中的浓度逐渐减小。
较佳地，所述多个感光基团的树脂材料能够吸收紫外光以及波长小于预设值的可见光。
请继续参阅图3，步骤130：与所述光阻层11上形成图案化的遮光层12，所述光阻层11与所述遮光层12的图案相同。
步骤140：于所述图案化的遮光层12上形成多个矩阵排布设置的薄膜晶体管13，且所述薄膜晶体管13的导电沟道对应所述光阻层11以及遮光层12。具体地，薄膜晶体管13包源极131、漏极132、半导体层133以及栅极134，其中，源极131、漏极132、半导体层133设置于同一层，其中，源极131与漏极132设置于半导体层133的相对两侧，其中，半导体层133构成薄膜晶体管13的导电沟道136。其中，导电沟道136正对于所述光阻层11以及遮光层12，也即是导电沟道136、光阻层11以及遮光层12沿第一方向F在基底10的第二表面102的投影重合。
遮光层12能够有效防止自基板10第一表面101接收的光线直接照射导电沟道136，以防止导电沟道136受到光线照射时产生光电效应而影响薄膜晶体管13的工作性能。光阻层11光折射率沿着显示面板的出光方向逐渐减小，由此，光阻层11在接收到第一表面102传输的光线时使其产生折射，以减小传输至遮光层12的光线，同时，对遮光层12反射的光线进行折射，从而防止遮光层12反射的光线再次传输至基底10中，由此，光阻层11能够使得光线在第一方向F上显示面板100的出光方向单向传输，而不会在基板10以及其他层结构中多次往返传输，从而有效提高光线的利用率。
可以理解，以上所揭露的仅为本发明的较佳实施例而已，当然不能以此来限定本发明之权利范围，本领域普通技术人员可以理解实现上述实施例的全部或部分流程，并依本发明权利要求所作的等同变化，仍属于发明所涵盖的范围。

Claims (13)

1.一种显示面板，包括基底与多个阵列排布设置于所述基底的薄膜晶体管，其特征在于，每一个所述薄膜晶体管与所述基底之间设置光阻层与遮光层，所述光阻层与所述遮光层对应所述薄膜晶体管的导电沟道，且所述光阻层较所述遮光层邻近所述基底，所述遮光层用于反射来自所述基底侧的光线以防止所述光线传输至所述导电沟道，所述光阻层用于将来自所述基底的光线产生折射并沿所述显示面板的出光方向单向传输。
2.根据权利要求1所述的显示面板，其特征在于，所述光阻层的光折射率沿着显示面板的出光方向逐渐减小。
3.根据权利要求2所述的显示面板，其特征在于，所述光阻层包括至少一种单个感光基团的树脂材料以及至少一种多个感光基团的树脂材料，且所述多个感光基团的树脂材料的浓度沿所述显示面板出光方向逐渐减小。
4.根据权利要求3所述的显示面板，其特征在于，所述多个感光基团的树脂材料的折射率大于所述单个感光基团的树脂材料的折射率。
5.根据权利要求4所述的显示面板，其特征在于，所述多个感光基团的树脂材料能够吸收紫外光以及波长小于预设值的可见光。
6.根据权利要求4所述的显示面板，其特征在于，所述薄膜晶体管包括源极、漏极、栅极以及由设置于所述源极与漏极之间的半导体层构成的导电沟道。
7.根据权利要求6所述的显示面板，其特征在于，所述源极、所述漏极以及所述导电沟道较所述栅极邻近所述基底。
8.根据权利要求6所述的显示面板，其特征在于，所述栅极较所述源极、所述漏极以及所述导电沟道邻近所述基底。
9.一种显示面板的制作方法，其特征在于：
提供一基底；
于所述基底的表面形成图案化的光阻层；
于所述光阻层上形成图案化的遮光层，所述光阻层与所述遮光层的图案相同；以及
于所述图案化的遮光层上形成多个矩阵排布设置的薄膜晶体管，所述光阻层与所述遮光层对应所述薄膜晶体管的导电沟道；
所述遮光层用于反射自基底传输的光线以防止所述光线传输至所述导电沟道，所述光阻层用于将来自所述基底的光线产生折射并沿所述显示面板的出光方向单向传输。
10.根据权利要求9所述的显示面板的制作方法，其特征在于，所述形成图案化的光阻层步骤中还包括：
涂布至少一种单个感光基团的树脂材料以及至少一种多个感光基团的树脂材料的混合溶液于所述基底的表面；
固化所述混合溶液，形成混合溶液薄膜；
通过曝光图案化所述混合溶液薄膜形成所述图案化的光阻层。
11.根据权利要求10所述的显示面板的制作方法，其特征在于，沿着邻近所述基底方向对应所述混合溶液薄膜的曝光强度逐渐减小，以使得所述多个感光基团的树脂材料在所述光阻层中的浓度逐渐减小。
12.根据权利要求11所述的显示面板的制作方法，所述光阻层的光折射率沿着远离所述基底表面的方向逐渐减小。
13.根据权利要求11所述的显示面板的制作方法，其特征在于，所述多个感光基团的树脂材料的折射率大于所述单个感光基团的树脂材料的折射率。
CN201780004623.8A 2017-05-31 2017-05-31 显示面板及显示面板制作方法 Expired - Fee Related CN108513681B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/086725 WO2018218548A1 (zh) 2017-05-31 2017-05-31 显示面板及显示面板制作方法

Publications (2)

Publication Number Publication Date
CN108513681A CN108513681A (zh) 2018-09-07
CN108513681B true CN108513681B (zh) 2021-07-20

Family

ID=63375776

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780004623.8A Expired - Fee Related CN108513681B (zh) 2017-05-31 2017-05-31 显示面板及显示面板制作方法

Country Status (3)

Country Link
US (1) US20190393250A1 (zh)
CN (1) CN108513681B (zh)
WO (1) WO2018218548A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113540118A (zh) * 2020-03-30 2021-10-22 元太科技工业股份有限公司 显示装置
CN111463247B (zh) * 2020-04-10 2023-08-11 Oppo广东移动通信有限公司 显示面板及电子设备

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101170085A (zh) * 2006-10-27 2008-04-30 中华映管股份有限公司 薄膜晶体管阵列基板及其制作方法
CN103035653A (zh) * 2012-10-10 2013-04-10 深圳市华星光电技术有限公司 薄膜晶体管像素结构及其制作方法
CN105717695A (zh) * 2016-04-26 2016-06-29 深圳市华星光电技术有限公司 彩膜基板的制作方法和液晶面板的制作方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI471636B (zh) * 2010-06-14 2015-02-01 Wintek Corp 觸控顯示裝置
CN105404048A (zh) * 2015-12-17 2016-03-16 武汉华星光电技术有限公司 液晶显示装置
CN205789970U (zh) * 2016-05-03 2016-12-07 厦门天马微电子有限公司 一种阵列基板、显示面板及显示装置
CN106597748A (zh) * 2017-01-03 2017-04-26 京东方科技集团股份有限公司 一种显示用基板、液晶显示面板及液晶显示装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101170085A (zh) * 2006-10-27 2008-04-30 中华映管股份有限公司 薄膜晶体管阵列基板及其制作方法
CN103035653A (zh) * 2012-10-10 2013-04-10 深圳市华星光电技术有限公司 薄膜晶体管像素结构及其制作方法
CN105717695A (zh) * 2016-04-26 2016-06-29 深圳市华星光电技术有限公司 彩膜基板的制作方法和液晶面板的制作方法

Also Published As

Publication number Publication date
WO2018218548A1 (zh) 2018-12-06
US20190393250A1 (en) 2019-12-26
CN108513681A (zh) 2018-09-07

Similar Documents

Publication Publication Date Title
CN106684103B (zh) 阵列基板、显示面板及显示装置
US8068266B2 (en) Display substrate, method of manufacturing the same and electrowetting display panel having the display substrate
US10032807B2 (en) Array substrate and fabrication method thereof, and display panel
CN115394790A (zh) 电子装置
KR100753257B1 (ko) 광학 디바이스 및 유기 ｅｌ 디스플레이
CN112987423B (zh) 显示面板及显示装置
US20210233972A1 (en) Array substrate and fabricating method thereof, and display apparatus
KR102067669B1 (ko) 박막 트랜지스터 표시판 및 그 제조 방법
US20210248341A1 (en) Photosensitive device and method of sensing fingerprint
CN112289809A (zh) 阵列基板及显示面板
CN108513681B (zh) 显示面板及显示面板制作方法
KR20210028799A (ko) 유기 발광 표시 장치 및 이의 제조 방법
TW202018991A (zh) 畫素陣列基板
US7907244B2 (en) Manufacturing process of transflective pixel structure
CN110226230B (zh) 柔性基板及其制作方法、显示面板
CN112582571B (zh) 有机发光面板及其制作方法
JP2003195346A (ja) アクティブマトリクス型液晶表示装置およびスイッチング素子
CN112259571A (zh) 柔性背板及显示装置
KR20060018137A (ko) 반투과 액정표시장치와 그 제조방법
CN114384723B (zh) 一种前置光源及其制作方法、显示装置
CN113544855B (zh) 显示面板及显示装置
JP2007206625A (ja) 表示装置
US11690253B2 (en) OLED display panel, manufacturing method thereof and display apparatus
CN113035971B (zh) 阵列膜层、阵列膜层的制作方法和电子设备
TWI834302B (zh) 顯示裝置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: Building 43, Dayun software Town, No. 8288 Longgang Avenue, Henggang street, Longgang District, Shenzhen City, Guangdong Province

Applicant after: Shenzhen Ruoyu Technology Co.,Ltd.

Address before: Building 43, Dayun software Town, No. 8288 Longgang Avenue, Henggang street, Longgang District, Shenzhen City, Guangdong Province

Applicant before: SHENZHEN ROYOLE TECHNOLOGIES Co.,Ltd.

GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20210720