CN108227539A - A kind of configurable with multi-channel High Speed Analog quantity collection system and method - Google Patents
A kind of configurable with multi-channel High Speed Analog quantity collection system and method Download PDFInfo
- Publication number
- CN108227539A CN108227539A CN201611153845.XA CN201611153845A CN108227539A CN 108227539 A CN108227539 A CN 108227539A CN 201611153845 A CN201611153845 A CN 201611153845A CN 108227539 A CN108227539 A CN 108227539A
- Authority
- CN
- China
- Prior art keywords
- switch
- channel
- module
- switch matrix
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/21—Pc I-O input output
- G05B2219/21137—Analog to digital conversion, ADC, DAC
Abstract
The present invention provides a kind of configurable with multi-channel High Speed Analog quantity collection system and method, system setting double switch matrix and voltage follower circuit, and by control logic, the retention time after can switch matrix be switched shortens half；FPGA module carries out data interaction by dma mode and DSP module, improves data transmission efficiency, reduces software complexity；System is crosslinked using IEEE 1394B buses and Mechatronic Systems, improves data reliability and transmission speed.System of the present invention has the characteristic that picking rate is fast, data transmission high efficient and reliable, software complexity is low, circuit is small, easy care, autgmentability are strong, has important meaning to promoting entire plane simulation quantity collection system picking rate and control performance.
Description
Technical field
The invention belongs to airborne analog acquisition technical fields more particularly to a kind of configurable with multi-channel High Speed Analog amount to adopt
Collecting system and method.
Background technology
In aircraft utilities management system, the analog quantity being largely made of sensors such as temperature, pressure, flow, speed is included
Acquisition interface due to not perfect and periphery electromagnetic environment the influence of measuring method and measuring circuit, causes acquisition precision
It is low, rate is slow, the reliable low defect of data, directly influence aircraft system control performance.Therefore, reliability height, a speed are designed
It spends fast, small analog collection system and has important meaning to entire aircraft system.
Traditional plane simulation quantity collection system is mostly using the realization of special or nextport universal digital signal processor NextPort, multichannel mould
Analog quantity acquires, and signal settling time is long, is generally realized by extending switching time, has seriously affected signal acquisition rate.
The present invention has invented a kind of configurable with multi-channel High Speed Analog quantity collection system, system uses DSP+FPGA for disadvantages mentioned above
System architecture is realized by high-speed serial bus and is automatically performed data acquisition with Mechatronic Systems data interaction, FPGA module and passes
Defeated, system has that small, autgmentability is strong, easy care characteristic.The present invention has invented a kind of configurable with multi-channel high speed mould simultaneously
Analog quantity acquisition method can be such that switch matrix switching time at least doubles, so as to greatly improve mould by the method
Analog quantity picking rate.
Invention content
The purpose of the invention is to overcome the deficiencies in the prior art, realize that the high speed of multichannel analog quantity collection system is adopted
Collection.
For this purpose, the present invention provides a kind of configurable with multi-channel High Speed Analog quantity collection system, the system comprises：Signal tune
Reason circuit, first switch matrix, second switch matrix, first voltage follow circuit, second voltage that circuit, alternative is followed to open
Pass, ratio amplifier module, A/D modular converters, FPGA module and DSP module；The signal conditioning circuit while and first switch
Matrix is connected with second switch matrix；The first voltage follows circuit to be connect with first switch matrix；The second voltage with
It is connect with circuit with second switch matrix；The first passage of the either-or switch input follows the output of circuit with first voltage
Connection, the second channel of the either-or switch input follow the output of circuit to connect with second voltage, the either-or switch
Output and ratio amplifier module connect；The input of the A/D modular converters and the output of ratio amplifier module connect, the A/
The output of D modular converters is connect with FPGA module；The FPGA module receives DSP module configuration information, when completing system acquisition
Sequence is configured, and collection result is uploaded to DSP module, the FPGA module respectively with first switch matrix, second switch matrix,
Either-or switch, A/D modular converters, DSP module connection；The DSP module receives the configuration of Mechatronic Systems analog acquisition channel
Information receives the collection result that FPGA module is sent, and carries out data processing, handling result is uploaded to Mechatronic Systems, the DSP
Module is connect respectively with FPGA module, Mechatronic Systems.
A kind of configurable with multi-channel High Speed Analog quantity collection system, the DSP module are read by direct memory
(DMA) mode is taken to read FPGA module collection result.
A kind of configurable with multi-channel High Speed Analog quantity collection system, the DSP module is with Mechatronic Systems using high
Fast universal serial bus crosslinking, the high-speed serial bus use IEEE-1394B；
The present invention also provides a kind of configurable with multi-channel High Speed Analog amount acquisition methods, and described method includes following steps：
Step A, DSP module receives the instruction of Mechatronic Systems analog acquisition, and is issued to FPGA module；
Step B, FPGA module receive the instruction that DSP module is sent, and realize acquisition control, address decoding and logical sequence control
System, and collection result is placed into data buffer zone；
Step C, FPGA module is by dma mode, by data buffer zone content uploading DSP module；
Step D, the DSP module period reads the collection result that FPGA module is sent, and after algorithm process, by collection result
It is uploaded to Mechatronic Systems.
A kind of configurable with multi-channel High Speed Analog amount acquisition method, the step B include the following steps：
Step 1, by first switch Inverse problem to the n-th channel of analog input, second switch Inverse problem to analog quantity
The (n+1)th channel is inputted, circuit is followed to charge acquisition channel；
Step 2, either-or switch connects first switch matrix, is delayed after the set time, and FPGA module reads A/D data and turns
Module data is changed, and is stored to buffering area；
Step 3, first switch Inverse problem to the n-th+2 channel of analog input, second switch matrix is maintained at analog quantity
The (n+1)th channel is inputted, circuit is followed to charge the n-th+2 channel of analog input；
Step 4, either-or switch connects second switch matrix, is delayed after the set time, and FPGA module reads A/D data and turns
Module data is changed, and is stored to buffering area；
Step 5, first switch matrix is maintained at the n-th+2 channel of analog input, second switch Inverse problem to analog quantity
The n-th+3 channel of input leads to, and circuit is followed to charge the n-th+3 channel of analog input；
Step 6,2 are repeated the above steps to step 5, after having acquired the analog input of the last one channel, system
It acquires since the 1st channel, recycles in cycles again.
A kind of configurable with multi-channel High Speed Analog amount collection control method, wherein the step 3 and step 5 first
During switch matrix or second switch Inverse problem, the choosing of either-or switch piece is enabled to be forbidden, and prevents the generation in handoff procedure
Overshoot voltage acts on late-class circuit；After the completion of channel switching, the choosing of either-or switch piece is enabled effective.
A kind of configurable with multi-channel High Speed Analog amount acquisition method, it is characterised in that the first switch matrix,
Second switch matrix, either-or switch switch logic and FPGA module collection result data transmission perform automatically, do not need to DSP
Module software participates in.
The advantageous effect of a kind of configurable with multi-channel High Speed Analog quantity collection system of the present invention and method is：System
Double switch matrix and voltage follower circuit are set, and by control logic, the retention time after can switch matrix be switched shortens
Half；FPGA module carries out data interaction by dma mode and DSP module, improves data transmission efficiency, reduces software and answer
Miscellaneous degree；System is crosslinked using IEEE-1394B buses and Mechatronic Systems, improves data reliability and transmission speed.Institute of the present invention
The system of stating has that picking rate is fast, data transmission high efficient and reliable, software complexity is low, circuit is small, easy care, autgmentability are strong
Characteristic, have important meaning to promoting entire plane simulation quantity collection system picking rate and control performance.
Description of the drawings
The description of the above-mentioned advantage and embodiment of the present invention, will become apparent and is readily appreciated that with reference to accompanying drawings below,
Wherein：
Fig. 1 is a kind of configurable with multi-channel High Speed Analog quantity collection system of the present invention and methodological function block diagram；
Fig. 2 is a kind of configurable with multi-channel High Speed Analog quantity collection system FPGA module logic-controlled sequential of the present invention
Figure.
Specific embodiment
The present invention will be further described with specific embodiment below in conjunction with the accompanying drawings.
Fig. 1 is a kind of configurable with multi-channel High Speed Analog quantity collection system provided by the invention and method system functional block
Figure.With reference to shown in Fig. 1, which includes signal conditioning circuit, first switch matrix, second switch matrix, first voltage and follows
Circuit, second voltage follow circuit, either-or switch, ratio amplifier module, A/D modular converters, FPGA module and DSP module；
The signal conditioning circuit is connect simultaneously with first switch matrix and second switch matrix；The first voltage follows circuit and
One switch matrix connects；The second voltage follows circuit to be connect with second switch matrix；The either-or switch its input with
First voltage follows circuit, second voltage that circuit is followed to connect, and output is connect with ratio amplifier module；The A/D moduluss of conversion
Its input of block is connect with ratio amplifier module, and output is connect with FPGA module；The FPGA module receives DSP module and matches confidence
Breath completes the configuration of system acquisition sequential, and collection result is uploaded to DSP module, respectively with first switch matrix, second switch
Matrix, either-or switch, A/D modular converters, DSP module connection；The DSP module receives Mechatronic Systems analog acquisition channel
Configuration information reads FPGA module collection result, carries out data processing, and collection result is uploaded to Mechatronic Systems, respectively at
FPGA module, Mechatronic Systems connection.
After the power is turned on, DSP module receives the instruction of Mechatronic Systems analog acquisition, and is issued to FPGA module, and FPGA module connects
DSP module instruction is received, realizes acquisition control, address decoding and logical-sequential control, and collection result is placed into data buffer zone,
And pass through dma mode, by data buffer zone content uploading DSP module.The DSP module period reads the acquisition knot that FPGA module is sent
Fruit, and after algorithm process, collection result is uploaded to Mechatronic Systems.
Fig. 2 is a kind of configurable with multi-channel High Speed Analog quantity collection system control sequential figure of the present invention, is described to simplify,
Illustrate by taking the acquisition of 8 tunnels analogy amounts as an example, with reference to Fig. 2, FPGA module acquisition order is as follows：
(1) first switch Inverse problem is to the 1st channel of analog input, second switch Inverse problem to analog input
2 channels follow circuit to be carried out at the same time charging to two channels；
(2) either-or switch connects first switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/D
Module collection result, and store to the 1st channel data buffer area；
(3) either-or switch, which enables, forbids t3, first switch Inverse problem to the 3rd channel of analog input, second switch
Matrix is maintained at the 2nd channel of analog input, and circuit is followed to charge the 3rd channel of analog input；
(4) either-or switch connects second switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/D
Module collection result, and store to the 2nd channel data buffer area；
(5) first switch matrix is maintained at the 3rd channel of analog input, second switch Inverse problem to analog input
4 channels lead to, and circuit is followed to charge the 4th channel of analog input；
(6) either-or switch connects first switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/D
Module collection result, and store to the 3rd channel data buffer area；
(7) either-or switch, which enables, forbids t3, first switch Inverse problem to the 5th channel of analog input, second switch
Matrix is maintained at the 4th channel of analog input, and circuit is followed to charge the 5th channel of analog input；
(8) either-or switch connects second switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/D
Module collection result, and store to the 4th channel data buffer area；
(9) first switch matrix is maintained at the 5th channel of analog input, second switch Inverse problem to analog input
6 channels lead to, and circuit is followed to charge the 6th channel of analog input；
(10) either-or switch connects first switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/
D-module collection result, and store to the 5th channel data buffer area；
(11) either-or switch, which enables, forbids t3, first switch Inverse problem to the 7th channel of analog input, second switch
Matrix is maintained at the 6th channel of analog input, and circuit is followed to charge the 7th channel of analog input；
(12) either-or switch connects second switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/
D-module collection result, and store to the 6th channel data buffer area；
(13) first switch matrix is maintained at the 7th channel of analog input, second switch Inverse problem to analog input
8th channel leads to, and circuit is followed to charge the 8th channel of analog input；
(14) either-or switch connects first switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/
D-module collection result, and store to the 7th channel data buffer area；
(11) either-or switch, which enables, forbids t3, first switch Inverse problem to the 1st channel of analog input, second switch
Matrix is maintained at the 8th channel of analog input, and circuit is followed to charge the 1st channel of analog input；
(12) either-or switch connects second switch matrix, retention time t1；After the t2 that is delayed, FPGA module reads A/
D-module collection result, and store to the 8th channel data buffer area；
(13) above-mentioned (2) are repeated to (12), are run in cycles.
Claims (7)
1. a kind of configurable with multi-channel High Speed Analog quantity collection system, which is characterized in that the system comprises：Signal condition electricity
Road, first switch matrix, second switch matrix, first voltage follow circuit, second voltage to follow circuit, either-or switch, ratio
Example amplifier module, A/D modular converters, FPGA module and DSP module；The signal conditioning circuit simultaneously with first switch matrix and
Second switch matrix connects；The first voltage follows circuit to be connect with first switch matrix；The second voltage follows circuit
It is connect with second switch matrix；The first passage of the either-or switch input follows the output of circuit to connect with first voltage,
The second channel of the either-or switch input follows the output of circuit to connect with second voltage, the output of the either-or switch
It is connect with ratio amplifier module；The input of the A/D modular converters and the output of ratio amplifier module connect, the A/D conversions
The output of module is connect with FPGA module；The FPGA module receives DSP module configuration information, completes system acquisition sequential and matches
It puts, and collection result is uploaded to DSP module, the FPGA module is selected respectively with first switch matrix, second switch matrix, two
One switch, the connection of A/D modular converters, DSP module；The DSP module receives Mechatronic Systems analog acquisition channel configuration information,
The collection result that FPGA module is sent is received, data processing is carried out, handling result is uploaded to Mechatronic Systems, the DSP module
It is connect respectively with FPGA module, Mechatronic Systems.
A kind of 2. configurable with multi-channel High Speed Analog quantity collection system according to claim 1, it is characterised in that the DSP
Module reads (DMA) mode by direct memory and reads FPGA module collection result.
A kind of 3. configurable with multi-channel High Speed Analog quantity collection system according to claim 1, it is characterised in that the DSP
Module is crosslinked with Mechatronic Systems using high-speed serial bus, and the high-speed serial bus uses IEEE-1394B.
4. a kind of configurable with multi-channel High Speed Analog amount acquisition method, which is characterized in that described method includes following steps：
Step A, DSP module receives the instruction of Mechatronic Systems analog acquisition, and is issued to FPGA module；
Step B, FPGA module receive DSP module instruction, realize acquisition control, address decoding and logical-sequential control, and will adopt
Collect result and place data buffer zone；
Step C, FPGA module is by dma mode, by data buffer zone content uploading DSP module；
Step D, the DSP module period reads the collection result that FPGA module is sent, and after algorithm process, collection result is uploaded
To Mechatronic Systems.
5. a kind of configurable with multi-channel High Speed Analog amount acquisition method according to claim 4, it is characterised in that：Wherein institute
Step B is stated to include the following steps：
Step 1, by first switch Inverse problem to the n-th channel of analog input, second switch Inverse problem to analog input
(n+1)th channel, follows circuit to charge acquisition channel；
Step 2, either-or switch connects first switch matrix, is delayed after the set time, and FPGA module reads A/D data conversion moulds
Block number evidence, and store to buffering area；
Step 3, first switch Inverse problem to the n-th+2 channel of analog input, second switch matrix is maintained at analog input
(n+1)th channel follows circuit to charge the n-th+2 channel of analog input；
Step 4, either-or switch connects second switch matrix, is delayed after the set time, and FPGA module reads A/D data conversion moulds
Block number evidence, and store to buffering area；
Step 5, first switch matrix is maintained at the n-th+2 channel of analog input, second switch Inverse problem to analog input
N-th+3 channel leads to, and circuit is followed to charge the n-th+3 channel of analog input；
Step 6,2 are repeated the above steps to step 5, after having acquired the analog input of the last one channel, system again from
1st channel starts to acquire, and recycles in cycles.
6. a kind of configurable with multi-channel High Speed Analog amount collection control method according to claim 5, it is characterised in that：Its
Described in during step 3 and step 5 first switch matrix or second switch Inverse problem, the choosing of either-or switch piece is enabled to be prohibited
Only, prevent the generation overshoot voltage in handoff procedure from acting on late-class circuit；After the completion of channel switching, the choosing of either-or switch piece makes
It can be effective.
7. a kind of configurable with multi-channel High Speed Analog amount acquisition method according to claim 5, it is characterised in that described
One switch matrix, second switch matrix, either-or switch switch logic and FPGA module collection result data transmission are held automatically
Row does not need to the participation of DSP module software.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611153845.XA CN108227539B (en) | 2016-12-14 | 2016-12-14 | Configurable multi-channel high-speed analog quantity acquisition system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611153845.XA CN108227539B (en) | 2016-12-14 | 2016-12-14 | Configurable multi-channel high-speed analog quantity acquisition system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108227539A true CN108227539A (en) | 2018-06-29 |
| CN108227539B CN108227539B (en) | 2020-09-22 |
Family
ID=62638547
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611153845.XA Active CN108227539B (en) | 2016-12-14 | 2016-12-14 | Configurable multi-channel high-speed analog quantity acquisition system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108227539B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110147219A (en) * | 2019-05-09 | 2019-08-20 | 中国航空工业集团公司西安航空计算技术研究所 | A kind of hardware-accelerated method |
| CN111077822A (en) * | 2019-12-24 | 2020-04-28 | 中国航天时代电子有限公司 | Multi-channel programmable acquisition system based on software channel configuration item reconstruction |
| CN112492234A (en) * | 2020-12-21 | 2021-03-12 | 北京信成科技集团 | Multichannel high-frequency analog signal matrix switching device and control method thereof |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1580996A (en) * | 2004-05-13 | 2005-02-16 | 安徽鑫龙电器股份有限公司 | Analoyue input circuit for programmeable controller |
| CN1584815A (en) * | 2004-05-24 | 2005-02-23 | 武汉大学 | Multi-channel data collecting method and apparatus |
| CN201083998Y (en) * | 2007-09-21 | 2008-07-09 | 江苏金智科技股份有限公司 | Multichannel serial analog dibit-to-serial conversion device |
| CN102201014A (en) * | 2011-05-24 | 2011-09-28 | 清华大学 | Multi-channel data collection unit |
| CN203117711U (en) * | 2013-04-03 | 2013-08-07 | 哈尔滨信洋电气技术有限公司 | Portable type multifunctional data recorder |
| CN103490695A (en) * | 2013-06-25 | 2014-01-01 | 中国船舶重工集团公司第七一二研究所 | Controller applied to multiphase motor speed adjusting system |
| CN103722556A (en) * | 2013-12-16 | 2014-04-16 | 北京自动化控制设备研究所 | High-precision and light driving control circuit of multiple-degree-of-freedom mechanical arm of robot |
| CN104166353A (en) * | 2014-08-18 | 2014-11-26 | 中国航天科技集团公司第九研究院第七七一研究所 | Multi-channel data collection control circuit and method for satellite |
-
2016
- 2016-12-14 CN CN201611153845.XA patent/CN108227539B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1580996A (en) * | 2004-05-13 | 2005-02-16 | 安徽鑫龙电器股份有限公司 | Analoyue input circuit for programmeable controller |
| CN1584815A (en) * | 2004-05-24 | 2005-02-23 | 武汉大学 | Multi-channel data collecting method and apparatus |
| CN201083998Y (en) * | 2007-09-21 | 2008-07-09 | 江苏金智科技股份有限公司 | Multichannel serial analog dibit-to-serial conversion device |
| CN102201014A (en) * | 2011-05-24 | 2011-09-28 | 清华大学 | Multi-channel data collection unit |
| CN203117711U (en) * | 2013-04-03 | 2013-08-07 | 哈尔滨信洋电气技术有限公司 | Portable type multifunctional data recorder |
| CN103490695A (en) * | 2013-06-25 | 2014-01-01 | 中国船舶重工集团公司第七一二研究所 | Controller applied to multiphase motor speed adjusting system |
| CN103722556A (en) * | 2013-12-16 | 2014-04-16 | 北京自动化控制设备研究所 | High-precision and light driving control circuit of multiple-degree-of-freedom mechanical arm of robot |
| CN104166353A (en) * | 2014-08-18 | 2014-11-26 | 中国航天科技集团公司第九研究院第七七一研究所 | Multi-channel data collection control circuit and method for satellite |
Non-Patent Citations (2)
| Title |
|---|
| 江耿丰 等: "多通道模拟量采集电路设计探讨", 《空间控制技术与应用》 * |
| 王凌伟 等: "一种高精度多通道数据采集模块设计及实现", 《现代电子技术》 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110147219A (en) * | 2019-05-09 | 2019-08-20 | 中国航空工业集团公司西安航空计算技术研究所 | A kind of hardware-accelerated method |
| CN110147219B (en) * | 2019-05-09 | 2023-04-07 | 中国航空工业集团公司西安航空计算技术研究所 | Hardware acceleration method |
| CN111077822A (en) * | 2019-12-24 | 2020-04-28 | 中国航天时代电子有限公司 | Multi-channel programmable acquisition system based on software channel configuration item reconstruction |
| CN112492234A (en) * | 2020-12-21 | 2021-03-12 | 北京信成科技集团 | Multichannel high-frequency analog signal matrix switching device and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108227539B (en) | 2020-09-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106444505B (en) | A kind of multi-channel synchronous signal acquiring system | |
| CN108227539A (en) | A kind of configurable with multi-channel High Speed Analog quantity collection system and method | |
| CN202494750U (en) | Testing device of integrated circuit pin open short | |
| CN101364097A (en) | High real-time multichannel data acquisition system | |
| CN203038273U (en) | Multifunctional data acquisition card | |
| CN104062937B (en) | Sixty-four-way low-speed high-precision analog acquisition realizing method | |
| CN107453755A (en) | A kind of high-speed, high precision multi-channel parallel acquisition system based on mixed architecture | |
| CN102403938A (en) | Decoding device and method for rotary transformer based on single FPGA (Field Programmable Gate Array) | |
| CN101901203A (en) | Multi-channel and high capacity parallel data acquisition device | |
| CN110750231A (en) | Convolution neural network-oriented biphase coefficient adjustable analog multiplication circuit | |
| CN107066200A (en) | A kind of collecting method and data collecting system based on FPGA | |
| CN104166353A (en) | Multi-channel data collection control circuit and method for satellite | |
| CN104796636B (en) | Composite pixel control circuit for super large planar array splicing cmos image sensor | |
| CN107014432B (en) | A kind of analog signal monitoring system and method | |
| CN104597802A (en) | Super-high sampling rate of reproducible data collection system | |
| CN103149395A (en) | Temperature compensation method for multi-channel analog acquisition card | |
| CN201698207U (en) | Analog quantity collecting module based on FPGA (Field Programmable Gate Array) | |
| CN106329600B (en) | Battery management AFE(analog front end), battery management system and method | |
| CN107491009B (en) | A kind of angular transducer signal synchronous collection method | |
| CN108227540B (en) | Configurable multi-channel high-precision analog quantity acquisition system and method | |
| CN104345263A (en) | Signal management method for digital-analog hybrid chip and device thereof | |
| CN113485190B (en) | Multichannel data acquisition system and acquisition method | |
| CN106292379B (en) | A kind of multi-channel signal acquiring system and acquisition method | |
| CN109062095A (en) | A kind of high-precision multi-channel data acquisition board and acquisition method | |
| CN203104028U (en) | Ad hoc battery monitoring micro unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |