CN108196871A - A kind of FPGA online burnings system and method - Google Patents
A kind of FPGA online burnings system and method Download PDFInfo
- Publication number
- CN108196871A CN108196871A CN201810072975.3A CN201810072975A CN108196871A CN 108196871 A CN108196871 A CN 108196871A CN 201810072975 A CN201810072975 A CN 201810072975A CN 108196871 A CN108196871 A CN 108196871A
- Authority
- CN
- China
- Prior art keywords
- fpga
- chip
- plc
- logic controller
- device group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
The invention discloses a kind of FPGA online burnings systems, including programmable logic controller (PLC) and, the reference flash chip of several storage FPGA referral procedures, with, several treat burning FPGA device group and, to FPGA device group carry out piece choosing piece select chip, with, store current FPGA programs flash chip and, connect host computer Ethernet connection chip;It is described to be connect with reference to flash chip with programmable logic controller (PLC);The piece of the FPGA device group selects control terminal the output terminal of chip to be selected to connect with piece, and piece selects the input terminal of chip and the output terminal of programmable logic controller (PLC) to connect;The flash chip is connect with FPGA device group, and programmable logic controller (PLC) connect chip connection with Ethernet.The long-range burning of the achievable program of the present invention greatly reduces the complexity of FPGA burnings, promotes burning efficiency, and with higher reliability.
Description
Technical field
The present invention relates to board upgrade technique field, especially a kind of FPGA online burnings system and method.
Background technology
FPGAFlash is the important component of system, the basic configuration information of in store FPGA, logical message.
FPGA debugs stage or product maintenance stage, can all be related to the replacement problem of FPGA programs, and FPGAFlash burnings relate generally to
Two kinds of situations, a kind of is conventional program version upgrading, in addition, certain environmental factors can cause Flash program small probability to occur
It is abnormal, it is also desirable to which that program version upgrades.Therefore, efficient, simple, reliable method for burn-recording just seems extremely important, meanwhile, this burning
Recording method also needs to consider the situation of reply Flash program small probability exception, the reliability of lifting system.
Existing FPGAFlash burnings are generally downloaded by the way of the direct-connected board of replication tool, and such method needs
Burning personnel directly contact with being programmed machine, in addition, it is contemplated that since structure limits under complication system, this method just seems
It is very numerous and diverse, inefficient, and the situation of Flash program small probability exception can not be coped with.
Invention content
The object of the present invention is to provide a kind of FPGA online burnings system and methods, realize online burning and the program of FPGA
Automatically updating function.
To achieve the above object, the present invention uses following technical proposals:
A kind of FPGA online burnings system, including programmable logic controller (PLC) and, several storage FPGA referral procedures
With reference to flash chip and, several treat burning FPGA device group and, the piece that piece choosing is carried out to FPGA device group selects chip,
With, store current FPGA programs flash chip and, connect host computer Ethernet connection chip;
It is described to be connect with reference to flash chip with programmable logic controller (PLC);
The piece of the FPGA device group selects control terminal the output terminal of chip to be selected to connect with piece, piece select the input terminal of chip with can
The output terminal connection of programmed logic controller;
The flash chip is connect with FPGA device group, and programmable logic controller (PLC) connect chip connection with Ethernet.
Further, the quantity with reference to flash chip is identical with the quantity of FPGA device group, often only with reference to flash
The newest burning program of the corresponding FPGA device group of chip storage.
Further, it is described to be connect with reference to flash chip by flash interfaces with programmable logic controller (PLC).
Further, the FPGA device group includes the fpga chip that quantity is no more than three, same FPGA device group's
Several fpga chips are connect with same flash chip.
Further, flash chip is connect by flash interfaces with the fpga chip of same FPGA device group, storage
Fpga chip treats burning program.
Further, programmable logic controller (PLC) selects the defeated of chip by I2C bus sendaisle switching control words to piece
Enter end;Piece selects chip to be selected by JTAG pins fpga chip.
Further, programmable logic controller (PLC) reads the program version information of fpga chip by I2C buses.
A kind of FPGA on-line rewriting methods, include the following steps:
Programmable logic controller (PLC) accesses the fpga chip that piece is chosen, and obtains the fpga chip program version information;
Programmable logic controller (PLC) is accessed with reference to flash chip, obtains the newest burning program version information of fpga chip;
Fpga chip program version is compared with referring to flash chip program version, if fpga chip program version is than ginseng
The version for examining flash chip is low, and programmable logic controller (PLC) reading is burnt to fpga chip with reference to the version of flash chip.
The effect provided in invention content is only the effect of embodiment rather than invents all whole effects, above-mentioned
A technical solution in technical solution has the following advantages that or advantageous effect:
The long-range burning of the achievable program of the present invention greatly reduces the complexity of FPGA burnings, promotes burning efficiency, and
With higher reliability.
Description of the drawings
Fig. 1 is FPGA online burnings system structure diagram of the present invention;
Fig. 2 is FPGA on-line rewriting methods flow chart of the present invention.
Specific embodiment
In order to clarify the technical characteristics of the invention, below by specific embodiment, and its attached drawing is combined, to this hair
It is bright to be described in detail.Following disclosure provides many different embodiments or example is used for realizing the different knots of the present invention
Structure.In order to simplify disclosure of the invention, hereinafter the component of specific examples and setting are described.In addition, the present invention can be with
Repeat reference numerals and/or letter in different examples.This repetition is that for purposes of simplicity and clarity, itself is not indicated
Relationship between various embodiments and/or setting is discussed.It should be noted that illustrated component is not necessarily to scale in the accompanying drawings
It draws.Present invention omits the descriptions to known assemblies and treatment technology and process to avoid the present invention is unnecessarily limiting.
As shown in Figure 1, FPGA online burning systems, including a programmable logic controller (PLC), FPGA device group 0, FPGA
Device group 1, the Flash chip Flash0 being connect with FPGA device group 0, the Flash chip being connect with FPGA device group 1
Flash1, the reference Flash chip Flash_ref0 being connect with programmable logic controller (PLC) and Flash_ref1 and one
Switch chips and an Ethernet PHY chip.
Programmable logic controller (PLC) switches JTAG signal to JTAG_A or JTAG_B by Switch chips, respectively at FPGA
Device group 0 and FPGA device group 1 connect;Programmable logic controller (PLC) passes through I2C sendaisle switching control words to Switch cores
JTAG signal is switched to different channels by piece.
Connected with reference to Flash chip Flash_ref0 and Flash_ref1 by Flash interfaces and programmable logic controller (PLC)
It connects, for storing 1 newest burning program of FPGA device group 0 and FPGA device group, programmable logic controller (PLC) can be read specific
Catalogue under address obtains the version information of program.
Flash chip Flash0 and Flash1 is connect by Flash interfaces with FPGA device group 0 and FPGA device group 1, is used
In the current burning program of storage FPGA device group 0 and FPGA device group 1.Programmable logic controller (PLC) can be read by I2C
The version information of 1 present procedure of FPGA device group 0 and FPGA device group.
Programmable logic controller (PLC) is compared respectively with reference to the current program of the program version information of Flash and FPGA device group
Version information, if the program version information with reference to Flash is newer than the current version of FPGA device group, programmable logic controller (PLC)
Switch chips is controlled to switch JTAG signal to corresponding FPGA device group, the current program of update Flash chip.
PYH chips are connect with programmable logic controller (PLC), and Ethernet interface is provided for host computer, can pass through host computer procedure
Update realizes the long-range burning of program with reference to Flash program.
The present invention is extended to N number of FPGA device group, and each FPGA device group contains up to the burning system of 3 identical FPGA
System.
As shown in Fig. 2, a kind of FPGA on-line rewriting methods, include the following steps:
S1, programmable logic controller (PLC) access the fpga chip that piece is chosen, and obtain the fpga chip program version information;
S2, programmable logic controller (PLC) are accessed with reference to flash chip, obtain the newest burning program version letter of fpga chip
Breath;
S3, comparison fpga chip program version are with referring to flash chip program version, if fpga chip program version ratio
Version with reference to flash chip is low, and programmable logic controller (PLC) reading is burnt to fpga chip with reference to the version of flash chip.
Above-mentioned, although the foregoing specific embodiments of the present invention is described with reference to the accompanying drawings, not protects model to the present invention
The limitation enclosed, those skilled in the art should understand that, based on the technical solutions of the present invention, those skilled in the art are not
Need to make the creative labor the various modifications or changes that can be made still within protection scope of the present invention.
Claims (8)
1. a kind of FPGA online burnings system, it is characterized in that, including programmable logic controller (PLC) and, several storages FPGA ginsengs
Examine program reference flash chip and, several treat burning FPGA device group and, to FPGA device group carry out piece choosing piece
Select chip and, store current FPGA programs flash chip and, connect host computer Ethernet connection chip;
It is described to be connect with reference to flash chip with programmable logic controller (PLC);
The piece of the FPGA device group selects control terminal the output terminal of chip to be selected to connect with piece, and piece selects the input terminal of chip with may be programmed
The output terminal connection of logic controller;
The flash chip is connect with FPGA device group, and programmable logic controller (PLC) connect chip connection with Ethernet.
2. a kind of FPGA online burnings system as described in claim 1, it is characterized in that, the quantity with reference to flash chip
It is identical with the quantity of FPGA device group, the newest burning program of corresponding FPGA device group is often stored only with reference to flash chip.
3. a kind of FPGA online burnings system as claimed in claim 2, it is characterized in that, it is described to pass through with reference to flash chip
Flash interfaces are connect with programmable logic controller (PLC).
4. a kind of FPGA online burnings system as described in claim 1, it is characterized in that, the FPGA device group includes quantity not
Fpga chip more than three, several fpga chips of same FPGA device group are connect with same flash chip.
5. a kind of FPGA online burnings system as claimed in claim 4, it is characterized in that, flash chip by flash interfaces with
The fpga chip connection of same FPGA device group, storage fpga chip treat burning program.
6. a kind of FPGA online burnings system as described in claim 1, it is characterized in that, programmable logic controller (PLC) passes through I2C
Bus sendaisle switching control word selects the input terminal of chip to piece;Piece selects chip to be selected by JTAG pins fpga chip
It selects.
7. a kind of FPGA online burnings system as described in claim 1, it is characterized in that, programmable logic controller (PLC) passes through I2C
Bus reads the program version information of fpga chip.
8. a kind of FPGA on-line rewriting methods, it is characterized in that, include the following steps:
Programmable logic controller (PLC) accesses the fpga chip that piece is chosen, and obtains the fpga chip program version information;
Programmable logic controller (PLC) is accessed with reference to flash chip, obtains the newest burning program version information of fpga chip;
Fpga chip program version is compared with referring to flash chip program version, if fpga chip program version ratio refers to
The version of flash chip is low, and programmable logic controller (PLC) reading is burnt to fpga chip with reference to the version of flash chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810072975.3A CN108196871A (en) | 2018-01-25 | 2018-01-25 | A kind of FPGA online burnings system and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810072975.3A CN108196871A (en) | 2018-01-25 | 2018-01-25 | A kind of FPGA online burnings system and method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN108196871A true CN108196871A (en) | 2018-06-22 |
Family
ID=62590627
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810072975.3A Pending CN108196871A (en) | 2018-01-25 | 2018-01-25 | A kind of FPGA online burnings system and method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108196871A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117573147A (en) * | 2023-10-27 | 2024-02-20 | 福氏新能源技术(上海)有限公司 | MCU (micro control Unit) burning control method based on backboard bus control |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106843989A (en) * | 2017-03-10 | 2017-06-13 | 郑州云海信息技术有限公司 | It is a kind of to realize the system and method that program updates |
-
2018
- 2018-01-25 CN CN201810072975.3A patent/CN108196871A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106843989A (en) * | 2017-03-10 | 2017-06-13 | 郑州云海信息技术有限公司 | It is a kind of to realize the system and method that program updates |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117573147A (en) * | 2023-10-27 | 2024-02-20 | 福氏新能源技术(上海)有限公司 | MCU (micro control Unit) burning control method based on backboard bus control |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110489367B (en) | Method and system for flexibly allocating and easily managing backplane by CPLD (complex programmable logic device) | |
CN109165025A (en) | The offline method for burn-recording of chip, device, system, computer storage medium and equipment | |
CN103559053A (en) | Board system and FPGA (Field Programmable Logic Array) online update method of communication interface cards | |
CN107832078B (en) | FPGA program online updating circuit based on DSP | |
US20120198292A1 (en) | Test apparatus and test method | |
CN111258667A (en) | Self-adaptive configuration method, device, equipment and storage medium of server | |
CN107273245B (en) | Operation device and operation method | |
CN110377296B (en) | System and method for supporting Flash burning of server main control board | |
CN113127302B (en) | Board GPIO monitoring method and device | |
CN103605542A (en) | Online updater of FPGA configuration files | |
CN113553081A (en) | FPGA loading method based on ZYNQ chip | |
CN112069107A (en) | Server board card capable of automatically identifying external plug-in card and external plug-in card automatic identification method | |
CN108897577A (en) | A kind of server backplane CPLD state self-adaption system and method | |
CN201741410U (en) | On-line burning system provided with plurality of EEPROMs | |
CN103064309B (en) | Needle selector address confirming method and system | |
CN108196871A (en) | A kind of FPGA online burnings system and method | |
CN114047712B (en) | Data communication method of semi-physical simulation system based on reflective memory network | |
CN108170622A (en) | A kind of multiple CPLD chip address automatic configuration systems and method | |
CN106293797A (en) | A kind of method and system of online updating Single Chip Microcomputer (SCM) program | |
CN109426511A (en) | Soft core update method and system | |
CN107908418B (en) | Method for upgrading logic program of fiber channel node card and fiber channel bus equipment | |
CN116166855A (en) | Method and device for identifying serial numbers of hard disks | |
CN103229158A (en) | Control circuit and control method for inter-integrated circuit bus | |
CN105653307A (en) | Upper computer, transceiving processing terminal machine and program loading system | |
CN112885403B (en) | Function test method, device and equipment of Flash controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180622 |
|
RJ01 | Rejection of invention patent application after publication |