CN107731795B - 一种esd器件串联电阻的电阻结构 - Google Patents

一种esd器件串联电阻的电阻结构 Download PDF

Info

Publication number
CN107731795B
CN107731795B CN201711155427.9A CN201711155427A CN107731795B CN 107731795 B CN107731795 B CN 107731795B CN 201711155427 A CN201711155427 A CN 201711155427A CN 107731795 B CN107731795 B CN 107731795B
Authority
CN
China
Prior art keywords
resistance
contact
upper metallization
metallization layer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711155427.9A
Other languages
English (en)
Other versions
CN107731795A (zh
Inventor
李伊珂
李涅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sichuan Energy Internet Research Institute EIRI Tsinghua University
Original Assignee
Sichuan Energy Internet Research Institute EIRI Tsinghua University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sichuan Energy Internet Research Institute EIRI Tsinghua University filed Critical Sichuan Energy Internet Research Institute EIRI Tsinghua University
Priority to CN201711155427.9A priority Critical patent/CN107731795B/zh
Priority to PCT/CN2017/118588 priority patent/WO2019095507A1/zh
Priority to US16/469,135 priority patent/US11127677B2/en
Publication of CN107731795A publication Critical patent/CN107731795A/zh
Application granted granted Critical
Publication of CN107731795B publication Critical patent/CN107731795B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5228—Resistive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/647—Resistive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
    • H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/20—Resistors
    • H01L28/24—Resistors with an active material comprising a refractory, transition or noble metal, metal compound or metal alloy, e.g. silicides, oxides, nitrides

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明提供了一种ESD器件串联电阻的电阻结构，把多晶硅电阻分成N个小部分，每一小部分均通过各自对应的Contact和Via连接到上部金属层；每一小部分所对应的Contact和Via及连接到上部金属层构成了一个独立单元；所述Via和上部金属层采用金属铝材料；所述Contact采用金属铝材料或铝合金材料；利用金属铝的热容特性，巧妙利用现有结构，在通过同样的ESD电流而导致发热时，不会导致电阻被损坏，同时，能大大缩小ESD器件所在电路整体尺寸。

Description

一种ESD器件串联电阻的电阻结构
技术领域
本发明涉及一种ESD器件串联电阻的电阻结构，特别是涉及一种半导体芯片电路中的ESD串联电阻的电阻结构。
背景技术
在半导体芯片电路中，有时，我们需要在ESD器件之前串一个10欧姆到200欧姆的ploy（多晶硅）电阻，这个电阻的作用是增加ESD结构对芯片外部噪声的免疫力，在接地噪声和电源噪声的环境中，更不容易使ESD被正偏。由于这个poly电阻被串联在ESD路径中，所以，当ESD发生的时候，会有安培级的电流通过它。因此，为了保证在ESD发生时，电阻不被损坏，这个poly电阻的面积通常需要被设计得相当大，来吸收掉在ESD发生时所发出的热，从而防止电阻器件的损坏。
在ESD发生时，使电阻器件损坏的主要原因是因为瞬间功率过大导致电阻过热。对于poly电阻来说，它的厚度往往比较薄（例如，在.18工艺中，大概是0.2um~0.3um厚）。因此同等面积下它的热容有限。假如它的面积不够大，ESD电流流过它的时候发出的能量会使它快速发热，超过其熔点导致损毁，因此，很大程度上制约了该电阻电路的版图尺寸。
发明内容
本发明要解决的技术问题是提供一种能大大缩小ESD器件所在电路整体尺寸的ESD器件串联电阻的电阻结构，并且能够保证在ESD发生时，ESD器件的串联电阻不被损坏。
本发明采用的技术方案如下：一种ESD器件串联电阻的电阻结构，把多晶硅电阻分成N个小部分，每一小部分均通过各自对应的Contact和Via连接到上部金属层；每一小部分所对应的Contact和Via及连接到上部金属层构成了一个独立单元；所述Via和上部金属层采用金属铝材料；所述Contact采用金属铝材料或铝合金材料；所述N为大约等于2的自然数。
所述多晶硅电阻为圆环状，对于同一层的上部金属层，将位于同一等势线上的金属连接在一起，间隔地位于电阻的等势线上。
所述上部金属层包括第一金属层和顶部金属层，Contact通过第一金属层连接到Via，且Via连接到顶层金属层。
相邻的所述独立单元之间，Contact之间的边缘距离在4um~8um之间。
所述 Contact之间的边缘距离为6um。
所述上部金属层的平面形状为正方形或长方形。
与现有技术相比，本发明的有益效果是：利用金属铝的热容特性，巧妙利用现有结构，在保证ESD发生时，电阻不被损坏的同时，大大缩小了ESD器件所在电路整体尺寸。
附图说明
图1为本发明其中一实施例的工艺结构剖面示意图。
图2为图1所示实施例的顶层金属平面示意图。
图3为本发明其中一实施例的环装多晶硅电阻结构。
图4为在图3所示实施例的基础上的顶层金属层在多晶硅电阻基础上的对照结构示意图。
具体实施方式
为了使本发明的目的、技术方案及优点更加清楚明白，以下结合附图及实施例，对本发明进行进一步详细说明。应当理解，此处所描述的具体实施例仅用以解释本发明，并不用于限定本发明。
本说明书（包括摘要和附图）中公开的任一特征，除非特别叙述，均可被其他等效或者具有类似目的的替代特征加以替换。即，除非特别叙述，每个特征只是一系列等效或类似特征中的一个例子而已。
具体实施例1
如图1所示，一种ESD器件串联电阻的电阻结构，把多晶硅电阻1分成N个小部分，每一小部分均通过各自对应的Contact 2和Via 3连接到上部金属层；每一小部分所对应的Contact和Via及连接到上部金属层构成了一个独立单元；所述Via和上部金属层采用金属铝材料；所述Contact采用金属铝材料或铝合金材料；所述N为大于等于2的自然数。
金属铝的热容880 J/(kg·℃)，与多晶硅的相当700 J/(kg·℃)。 而且在常见的工艺中，金属的厚度可以做到3um厚，而多晶硅厚度仅为金属厚的十分之一。因此相同的面积下，金属的热容比多晶硅大了一个量级。 利用这个事实，可以把多晶硅和金属组合在一起，在比较小的面积下，得到合适的电阻和合适的热容。
在本具体实施例中，利用现有的金属层，将多晶硅电阻分为许多小的部分，每一小部分通过Contact和Via背一小块比较厚的金属，也就是现有的铝金属层，利用金属铝的热容特性，巧妙利用现有结构，在通过同样的ESD电流而导致发热时，不会导致电阻被损坏，同时，能大大缩小ESD器件所在电路整体尺寸。
具体实施例2
在具体实施例1的基础上，如图3和图4所示，所述多晶硅电阻为圆环状，对于同一层的上部金属层，将位于同一等势线上的金属连接在一起，间隔地位于电阻的等势线上。在本具体实施例中，如图3所示，多晶硅电阻为圆环状，为了最大可能地增大可以利用的金属的体积，如图4所示，把等势线上的金属连接在一起，并且使不同等势线上的金属间隔地位于电阻的等势线上，形成两个以上圆环状的上部金属。
具体实施例3
在具体实施例1或2的基础上，如图1所示，在本具体实施例中，所述上部金属层包括第一金属层4和顶部金属层5，Contact通过第一金属层连接到Via，且Via连接到顶层金属层。具体可根据实际情况工艺情况进行设置，当有两层以上Via或三层以上金属层时，同样适用。
具体实施例4
在具体实施例1到3之一的基础上，相邻的所述独立单元之间，Contact之间的边缘距离在4um~8um之间。
原则上金属设置的密度是越大越好。然而由于Contact会占据一定的面积，太密的金属会导致面积需求更大。如果密度太稀疏，又会导致金属与金属之间的poly在发热的时候热量无法散去。经过计算，在本具体实施例中，Contact之间的边缘距离设置在4um~8um之间。
具体实施例5
在具体实施例4的基础上，在本具体实施例中，所述 Contact之间的边缘距离为6um。
具体实施例6
在具体实施例1或3到5之一的基础上，所述上部金属层的平面形状为正方形或长方形。在图2所示实施例中，顶层金属为正方向，然而也可以设置为正方形或长条形。

Claims (4)

1.一种ESD器件串联电阻的电阻结构，其特征在于：把多晶硅电阻分成N个小部分，每一小部分均通过各自对应的Contact和Via连接到上部金属层；每一小部分所对应的Contact和Via及连接到上部金属层构成了一个独立单元；所述Via和上部金属层采用金属铝材料；所述Contact采用金属铝材料或铝合金材料；所述N为大于等于2的自然数；所述多晶硅电阻为圆环状，对于同一层的上部金属层，将位于同一等势线上的金属连接在一起，间隔地位于电阻的等势线上；所述上部金属层包括第一金属层和顶部金属层。
2.根据权利要求1所述的ESD器件串联电阻的电阻结构，其特征在于：所述Contact通过第一金属层连接到Via，且Via连接到顶层金属层。
3.根据权利要求1所述的ESD器件串联电阻的电阻结构，其特征在于：相邻的所述独立单元之间，Contact之间的边缘距离在4um～8um之间。
4.根据权利要求3所述的ESD器件串联电阻的电阻结构，其特征在于：所述Contact之间的边缘距离为6um。
CN201711155427.9A 2017-11-20 2017-11-20 一种esd器件串联电阻的电阻结构 Active CN107731795B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201711155427.9A CN107731795B (zh) 2017-11-20 2017-11-20 一种esd器件串联电阻的电阻结构
PCT/CN2017/118588 WO2019095507A1 (zh) 2017-11-20 2017-12-26 一种esd器件串联电阻的电阻结构
US16/469,135 US11127677B2 (en) 2017-11-20 2017-12-26 Resistor structure of series resistor of ESD device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711155427.9A CN107731795B (zh) 2017-11-20 2017-11-20 一种esd器件串联电阻的电阻结构

Publications (2)

Publication Number Publication Date
CN107731795A CN107731795A (zh) 2018-02-23
CN107731795B true CN107731795B (zh) 2019-10-25

Family

ID=61217340

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711155427.9A Active CN107731795B (zh) 2017-11-20 2017-11-20 一种esd器件串联电阻的电阻结构

Country Status (3)

Country Link
US (1) US11127677B2 (zh)
CN (1) CN107731795B (zh)
WO (1) WO2019095507A1 (zh)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101221950A (zh) * 2007-01-11 2008-07-16 台湾积体电路制造股份有限公司 电阻器结构及其形成方法
US9105502B2 (en) * 2012-06-05 2015-08-11 Globalfoundries Singapore Pte. Ltd. Integrated circuit comprising on-chip resistors with plurality of first and second terminals coupled to the resistor body
CN207425853U (zh) * 2017-11-20 2018-05-29 清华四川能源互联网研究院 一种esd器件串联电阻的电阻结构

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6583972B2 (en) * 2000-06-15 2003-06-24 Sarnoff Corporation Multi-finger current ballasting ESD protection circuit and interleaved ballasting for ESD-sensitive circuits
US20050266651A1 (en) * 2004-05-28 2005-12-01 Texas Instruments Incorporated Integrated via resistor
WO2011064618A1 (en) * 2009-11-26 2011-06-03 Nxp B.V. Methods, systems and devices for electrostatic discharge protection
US9293452B1 (en) * 2010-10-01 2016-03-22 Altera Corporation ESD transistor and a method to design the ESD transistor
ITTO20130541A1 (it) * 2013-06-28 2014-12-29 St Microelectronics Srl Dispositivo a semiconduttore integrante un partitore resistivo e procedimento di fabbricazione di un dispositivo a semiconduttore
US9870939B2 (en) * 2014-11-30 2018-01-16 Globalfoundries Singapore Pte. Ltd. RC-stacked MOSFET circuit for high voltage (HV) electrostatic discharge (ESD) protection
US9355971B1 (en) * 2015-06-23 2016-05-31 Alpha And Omega Semiconductor Incorporated EOS protection for integrated circuits

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101221950A (zh) * 2007-01-11 2008-07-16 台湾积体电路制造股份有限公司 电阻器结构及其形成方法
US9105502B2 (en) * 2012-06-05 2015-08-11 Globalfoundries Singapore Pte. Ltd. Integrated circuit comprising on-chip resistors with plurality of first and second terminals coupled to the resistor body
CN207425853U (zh) * 2017-11-20 2018-05-29 清华四川能源互联网研究院 一种esd器件串联电阻的电阻结构

Also Published As

Publication number Publication date
US11127677B2 (en) 2021-09-21
US20190333852A1 (en) 2019-10-31
WO2019095507A1 (zh) 2019-05-23
CN107731795A (zh) 2018-02-23

Similar Documents

Publication Publication Date Title
TWI244748B (en) A light-emitting device with a protecting structure
US20110168255A1 (en) Electrode structure of solar cell
CN105932023B (zh) 瞬态电压抑制器
CN105742469A (zh) 半导体发光芯片
CN106158785A (zh) 散热型封装结构及其散热件
CN102208498A (zh) 一种led高导热绝缘基座封装的方法及器件
CN107731795B (zh) 一种esd器件串联电阻的电阻结构
CN207425853U (zh) 一种esd器件串联电阻的电阻结构
CN206163475U (zh) 一种半导体器件封装结构
US20160049784A1 (en) Circuit Protection Device
CN205428989U (zh) 一种倒装led芯片
CN103855198B (zh) 一种逆导型igbt器件及其形成方法
CN100499118C (zh) 大电流三相整流电力电子器件模块
CN205645865U (zh) 半导体发光芯片
CN205692821U (zh) 一种有效增加pn结结面积的芯片结构
CN110246808A (zh) 具有降低的结温的功率模块及其制造方法
US20220020910A1 (en) Thermoelectric module
TWI423415B (zh) 具有低阻值基材與低損耗功率之半導體結構
CN206628493U (zh) 单电池片并联二极管的光伏组件
CN204155964U (zh) 光源装置
TWM467242U (zh) 過電流保護裝置
JP6325925B2 (ja) 太陽電池モジュールおよび太陽電池モジュールの製造方法
CN102856296A (zh) 堆迭式半导体封装件
CN207303138U (zh) 一种抗静电高效二极管
CN202042474U (zh) 一种mos管的封装结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant