CN107665926A - 一种阵列基板及其制备方法、显示装置 - Google Patents

一种阵列基板及其制备方法、显示装置 Download PDF

Info

Publication number
CN107665926A
CN107665926A CN201710858469.2A CN201710858469A CN107665926A CN 107665926 A CN107665926 A CN 107665926A CN 201710858469 A CN201710858469 A CN 201710858469A CN 107665926 A CN107665926 A CN 107665926A
Authority
CN
China
Prior art keywords
electrode
array base
base palte
layer
active layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710858469.2A
Other languages
English (en)
Inventor
张斌
周婷婷
孙雪菲
舒适
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201710858469.2A priority Critical patent/CN107665926A/zh
Publication of CN107665926A publication Critical patent/CN107665926A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供一种阵列基板及其制备方法、显示装置,属于显示技术领域,其可解决现有的阵列基板制备工艺繁琐,多道制程均会降低显示面板的光透过率的问题。本发明的阵列基板的制备方法中,以二硫化钼作为半导体材料形成有源层,同时以二硫化钼作为第一电极层的材料,通过将第一电极层的二硫化钼还原为钼金属的方式,形成金属的第一电极,并且还原得到的钼金属电极具有良好的透过率。此外,本发明的有源层可以与第一电极层同步形成,相当于减少一层ITO透明电极,减少溅射ITO材料的费用,增加了有源层的利用率。本发明的阵列基板适用于各种显示装置。

Description

一种阵列基板及其制备方法、显示装置
技术领域
本发明属于显示技术领域,具体涉及一种阵列基板及其制备方法、显示装置。
背景技术
平板显示装置具有机身薄、省电、无辐射等众多优点,得到了广泛的应用。现有的平板显示装置主要包括:液晶显示装置(Liquid Crystal Display,LCD)及有机电致发光显示装置(Organic Light Emitting Display,OLED)。薄膜晶体管(Thin Film Transistor,TFT)是平板显示装置的重要组成部分,可形成在玻璃基板或塑料基板上,通常作为开关装置或驱动装置用在LCD、OLED中。
薄膜晶体管通常包括形成于衬底基板上的栅极、栅绝缘层、有源层、源极和漏极等。
发明人发现现有技术中制备薄膜晶体管的上述结构一般需要9-14道制程,不仅使得制造成本居高不下,而且每一道制程均会降低显示面板的光透过率。
发明内容
本发明针对现有的阵列基板制备工艺繁琐,多道制程均会降低显示面板的光透过率的问题,提供一种阵列基板及其制备方法、显示装置。
解决本发明技术问题所采用的技术方案是:
一种阵列基板,包括薄膜晶体管和第一电极,所述薄膜晶体管包括有源层,所述有源层由二硫化钼构成,所述第一电极由钼构成。
优选的是,所述有源层和第一电极的厚度均为3埃-100埃;所述第一电极包括板状电极。
优选的是,所述第一电极为像素电极。
优选的是,所述薄膜晶体管还包括栅极,位于所述栅极上的栅绝缘层,所述有源层位于所述栅绝缘层上;所述有源层上设有源极和漏极,所述第一电极与漏极电连接。
本发明还提供一种阵列基板的制备方法,包括以下步骤:
采用二硫化钼形成薄膜晶体管的有源层和第一电极层;
将第一电极层的二硫化钼还原为钼以形成第一电极。
优选的是,所述将第一电极层的二硫化钼还原为钼以形成第一电极包括采用氢气或氨气在400℃-450℃的条件下进行还原。
优选的是,所述还原方程式为:
MoS2+H2→Mo+H2S,
或者
MoS2+H2+Na2CO3→Mo+H2O+Na2S。
优选的是,在形成薄膜晶体管的有源层和第一电极层之前还包括:
形成栅极和栅绝缘层的步骤。
优选的是,在形成第一电极后还包括:
形成源极和漏极的步骤,其中,所述第一电极与漏极电连接。
本发明还提供一种显示面板,包括上述的阵列基板。
本发明还提供一种显示装置,包括上述的阵列基板。
本发明的阵列基板的制备方法中,以二硫化钼作为半导体材料形成有源层,同时以二硫化钼作为第一电极层的材料,通过将第一电极层的二硫化钼还原为钼金属的方式,形成金属的第一电极,并且还原得到的钼金属电极具有良好的透过率。此外,本发明的有源层可以与第一电极层同步形成,相当于减少一层ITO透明电极,减少溅射ITO材料的费用,增加了有源层的利用率。本发明的阵列基板适用于各种显示装置。
附图说明
图1为本发明的实施例1的阵列基板的制备方法流程示意图;
图2为本发明的实施例2的阵列基板的制备方法流程示意图;
图3、图4为本发明的实施例4的阵列基板的结构示意图;
其中,附图标记为:1、栅极;2、栅绝缘层;3、有源层;4、源极;5、漏极;61、第一电极层;62、第一电极;7、公共电极、8、钝化层。
具体实施方式
为使本领域技术人员更好地理解本发明的技术方案,下面结合附图和具体实施方式对本发明作进一步详细描述。
实施例1:
本实施例提供一种阵列基板的制备方法,如图1所述,包括以下步骤:
采用二硫化钼形成薄膜晶体管的有源层3和第一电极层61;
将第一电极层61的二硫化钼还原为钼,以形成第一电极62。
本实施例的方法是以MoS2作为半导体材料形成有源层3,同时以MoS2作为第一电极层61的材料,通过将第一电极层61的MoS2还原为Mo的方式,形成金属的第一电极62,并且还原得到的Mo金属电极具有良好的透过率。此外,本实施例中的有源层3可以与第一电极层61同步形成,相当于减少一层ITO电极,减少溅射ITO材料的费用,增加了有源层3的利用率。
实施例2:
本实施例提供一种阵列基板的制备方法,如图2所示,包括以下步骤:
S01、采用一次构图工艺在衬底上形成包括栅极1的图形。
具体的,在该步骤中,初始清洗→栅极膜层沉积(例如,Cu:铜)→光刻胶涂覆→栅极膜层图形曝光、显影、后烘→栅极膜层图形刻蚀→光刻胶剥离。
S02、采用一次构图工艺形成包括栅绝缘层2的图形。
具体的,在该步骤中,成膜前清洗→栅绝缘层2沉积(SixNy或SixOy:氮化硅或氧化硅)。
S03a、采用二硫化钼形成薄膜晶体管的有源层3和第一电极层61;
具体的,在该步骤中,通过溅射、蒸镀或气相沉积的方式形成一层厚度为3埃-100埃的MoS2膜。
然后,通过半色调掩膜工艺先将有源层3及第一电极62外的部分刻蚀完成,然后进行灰化工艺,将第一电极62区域的MoS2表面光刻胶灰化去除,保留有源层3区域MoS2层。
S03b、将第一电极层61的二硫化钼还原为钼以形成第一电极62,本实施例中第一电极62作为像素电极。
具体的,在该步骤中,通过H2或NH3等带有还原性的物质对第一电极62区域进行处理,将第一电极62区域的MoS2还原为Mo。
优选的是,所述将第一电极层61的二硫化钼还原为钼以形成第一电极62包括采用氢气在400℃-450℃的条件下进行还原。
作为本实施例中的一种可选实施方案,所述还原方程式为:
MoS2+H2→Mo+H2S,其中,该反应过程中,温度需要高于450℃,若还原温度低于450℃,则会造成Mo无法完全析出,导致第一电极62电导率偏低。
作为本实施例中的一种可选实施方案,所述还原方程式为:MoS2+H2+Na2CO3→Mo+H2O+Na2S。其中,该反应过程中,温度需要高于400℃,若还原温度低于400℃,则会造成Mo无法完全析出,导致第一电极62电导率偏低。
S04、形成源极4和漏极5的步骤,其中,所述第一电极62与漏极5电连接。
在该步骤中,源漏极膜层沉积(Cu:铜)→光刻胶涂覆→源漏极膜层图形曝光显影、后烘→源漏极膜层刻蚀→光刻胶剥离。
S05、采用一次构图工艺形成包括钝化层8及其电极接触过孔的图形。
在该步骤中,钝化膜层沉积(SixNy或SixOy:氮化硅或氧化硅)→光刻胶涂覆→电极接触过孔图形曝光、显影、后烘→电极接触过孔刻蚀→光刻胶剥离。
S06、采用一次构图工艺形成包括公共电极7的图形。
在该步骤中,公共电极膜层沉积(ITO或IZO:氧化铟锡或氧化铟锌)→光刻胶涂覆→公共电极膜层图形曝光显影、后烘→公共电极膜层刻蚀→光刻胶剥离→退火。
本实施例中以MoS2作为半导体材料形成有源层3,同时以MoS2作为第一电极层61的材料,因此,有源层3的厚度与第一电极层61的厚度相同,通过将第一电极层61的MoS2还原为Mo,形成金属的第一电极62,由于第一电极62Mo的厚度很低,因此第一电极62的透过率很高,此外,10埃厚度Mo的电阻为127Ω,因此本实施例的方法还原得到的Mo金属电极具有良好的透过率。
实施例3:
本实施例提供一种阵列基板,包括薄膜晶体管和第一电极62,所述薄膜晶体管包括有源层3,所述有源层3由二硫化钼构成,所述第一电极62由钼构成。
本实施例的阵列基板以MoS2作为有源层3,以由MoS2还原得到的Mo作为金属的第一电极62,Mo金属电极具有良好的透过率。此外,本实施例中的有源层3可以与第一电极层61同步形成,相当于减少一层ITO电极,减少溅射ITO材料的费用,增加了有源层3的利用率。
实施例4:
本实施例提供一种阵列基板,如图3、图4所示,包括薄膜晶体管和第一电极62,所述薄膜晶体管包括有源层3,所述有源层3由二硫化钼构成,所述第一电极62由钼构成;所述薄膜晶体管还包括栅极1,位于所述栅极1上的栅绝缘层2,所述有源层3位于所述栅绝缘层2上;所述有源层3上设有源极4和漏极5,所述第一电极62与漏极5电连接。源极4和漏极5上设有钝化层8,钝化层8上设有公共电极7。
在本实施例对应的附图3中,显示了第一电极62作为像素电极,其为板状电极,公共电极7位于像素电极上方,公共电极7为狭缝状电极,本实施例的阵列基板是一种ADS(ADvanced Super Dimension Switch,高级超维场转换技术)模式的液晶显示装置中的阵列基板。其中,ADS模式为:通过同一平面内狭缝电极边缘所产生的电场以及狭缝电极层与板状电极层间产生的电场形成多维电场,使液晶盒内狭缝电极间、电极正上方所有取向液晶分子都能够产生旋转,从而提高了液晶工作效率并增大了透光效率。高级超维场转换技术可以提高LCD产品的画面品质,具有高分辨率、高透过率、低功耗、宽视角、高开口率、低色差、无挤压水波纹(push Mura)等优点。
在一个实施例中,所述有源层3和第一电极62的厚度均为3埃-100埃。
也就是说,由于第一电极62Mo的厚度很低,仅为3埃-100埃。因此第一电极62的透过率很高,即本实施例的Mo金属电极具有良好的透过率。
实施例5:
本实施例提供一种显示面板,包括上述实施例的阵列基板。
作为本实施例中的一种可选实施方案,显示面板包括阵列基板和彩膜基板,公共电极7设于彩膜基板上,板状的像素电极设于阵列基板上,阵列基板上还设有薄膜晶体管,其中,薄膜晶体管的有源层3与像素电极均由MoS2采用上述实施例的方法制成。
其中,源极4、漏极5采用金属、金属合金,如:钼、钼铌合金、铝、铝钕合金、钛或铜等导电材料形成。
公共电极7由透明导电材料构成,具体的,所述透明导电材料选自氧化铟镓锌(IGZO)、氧化铟锌(IZO)、氧化铟锡(ITO)或氧化铟镓锡(InGaSnO)等透明导电材料中的至少一种。
可以理解的是,附图所示各结构层的大小、厚度等仅为示意。在工艺实现中,各结构层在衬底上的投影面积可以相同,也可以不同。可以通过刻蚀工艺实现所需的各结构层投影面积;同时,附图所示结构也不限定各结构层的几何形状,例如可以是附图所示的矩形,还可以是梯形,或其它刻蚀所形成的形状,同样可通过刻蚀实现。
实施例6:
本实施例提供了一种显示装置,其包括上述任意一种阵列基板。所述显示装置可以为:液晶显示面板、电子纸、OLED面板、手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
可以理解的是,以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式,然而本发明并不局限于此。对于本领域内的普通技术人员而言,在不脱离本发明的精神和实质的情况下,可以做出各种变型和改进,这些变型和改进也视为本发明的保护范围。

Claims (10)

1.一种阵列基板,包括薄膜晶体管和第一电极,所述薄膜晶体管包括有源层,其特征在于,所述有源层由二硫化钼构成,所述第一电极由钼构成。
2.根据权利要求1所述的阵列基板,其特征在于,所述有源层和第一电极的厚度均为3埃-100埃;所述第一电极包括板状电极。
3.根据权利要求1所述的阵列基板,其特征在于,所述第一电极为像素电极。
4.根据权利要求1所述的阵列基板,其特征在于,所述薄膜晶体管还包括栅极,位于所述栅极上的栅绝缘层,所述有源层位于所述栅绝缘层上;所述有源层上设有源极和漏极,所述第一电极与漏极电连接。
5.一种阵列基板的制备方法,其特征在于,包括以下步骤:
采用二硫化钼形成薄膜晶体管的有源层和第一电极层;
将第一电极层的二硫化钼还原为钼以形成第一电极。
6.根据权利要求5所述的阵列基板的制备方法,其特征在于,所述将第一电极层的二硫化钼还原为钼以形成第一电极包括采用氢气或氨气在400℃-450℃的条件下进行还原。
7.根据权利要求6所述的阵列基板的制备方法,其特征在于,所述还原的方程式为:
MoS2+H2→Mo+H2S,
或者
MoS2+H2+Na2CO3→Mo+H2O+Na2S。
8.根据权利要求5所述的阵列基板的制备方法,其特征在于,在形成薄膜晶体管的有源层和第一电极层之前还包括:
形成栅极和栅绝缘层的步骤。
9.根据权利要求5所述的阵列基板的制备方法,其特征在于,在形成第一电极后还包括:
形成源极和漏极的步骤,其中,所述第一电极与漏极电连接。
10.一种显示装置,其特征在于,包括权利要求1-4任一项所述的阵列基板。
CN201710858469.2A 2017-09-21 2017-09-21 一种阵列基板及其制备方法、显示装置 Pending CN107665926A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710858469.2A CN107665926A (zh) 2017-09-21 2017-09-21 一种阵列基板及其制备方法、显示装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710858469.2A CN107665926A (zh) 2017-09-21 2017-09-21 一种阵列基板及其制备方法、显示装置

Publications (1)

Publication Number Publication Date
CN107665926A true CN107665926A (zh) 2018-02-06

Family

ID=61097089

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710858469.2A Pending CN107665926A (zh) 2017-09-21 2017-09-21 一种阵列基板及其制备方法、显示装置

Country Status (1)

Country Link
CN (1) CN107665926A (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878516A (zh) * 2018-05-08 2018-11-23 广东工业大学 一种横向结构的二维材料场效应晶体管及其制备方法和应用
CN110400832A (zh) * 2019-06-12 2019-11-01 北海惠科光电技术有限公司 阵列基板的制备方法及阵列基板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103474434A (zh) * 2013-09-16 2013-12-25 京东方科技集团股份有限公司 阵列基板、制备方法以及显示装置
KR20140037702A (ko) * 2012-09-19 2014-03-27 경희대학교 산학협력단 다층 전이금속 칼코겐화합물을 이용한 투명전자소자, 이를 이용한 광전자 소자 및 트랜지스터 소자
WO2015119385A1 (ko) * 2014-02-06 2015-08-13 코닝정밀소재 주식회사 이황화 몰리브덴으로 이루어진 액티브층을 갖는 박막트랜지스터, 그 제조방법 및 이를 구비하는 디스플레이 장치
CN105655291A (zh) * 2016-01-07 2016-06-08 京东方科技集团股份有限公司 一种阵列基板的制作方法、阵列基板和显示面板

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140037702A (ko) * 2012-09-19 2014-03-27 경희대학교 산학협력단 다층 전이금속 칼코겐화합물을 이용한 투명전자소자, 이를 이용한 광전자 소자 및 트랜지스터 소자
CN103474434A (zh) * 2013-09-16 2013-12-25 京东方科技集团股份有限公司 阵列基板、制备方法以及显示装置
WO2015119385A1 (ko) * 2014-02-06 2015-08-13 코닝정밀소재 주식회사 이황화 몰리브덴으로 이루어진 액티브층을 갖는 박막트랜지스터, 그 제조방법 및 이를 구비하는 디스플레이 장치
CN105655291A (zh) * 2016-01-07 2016-06-08 京东方科技集团股份有限公司 一种阵列基板的制作方法、阵列基板和显示面板

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878516A (zh) * 2018-05-08 2018-11-23 广东工业大学 一种横向结构的二维材料场效应晶体管及其制备方法和应用
CN110400832A (zh) * 2019-06-12 2019-11-01 北海惠科光电技术有限公司 阵列基板的制备方法及阵列基板

Similar Documents

Publication Publication Date Title
WO2018227750A1 (zh) 柔性tft基板的制作方法
CN101901787B (zh) 氧化物薄膜晶体管及其制造方法
WO2017166341A1 (zh) Tft基板的制作方法及制得的tft基板
US20160370621A1 (en) Array substrate, manufacturing method thereof and liquid crystal display
US9881942B2 (en) Array substrate, manufacturing method thereof and display device
CN102956713B (zh) 一种薄膜晶体管及其制作方法、阵列基板和显示装置
CN105070727B (zh) 一种薄膜晶体管阵列基板、其制作方法及显示装置
US20100133541A1 (en) Thin film transistor array substrate, its manufacturing method, and liquid crystal display device
JP6818554B2 (ja) アレイ基板の製造方法、アレイ基板および表示装置
WO2015100898A1 (zh) 薄膜晶体管、tft阵列基板及其制造方法和显示装置
US9484364B2 (en) Array substrate and method for manufacturing the same, display device
US20160148954A1 (en) Manufacturing method of array substrate, array substrate and display device
CN102053435A (zh) 液晶显示设备及其制造方法
JP2015521383A (ja) 薄膜トランジスタアレイ基板及びその製造方法、表示パネル、表示装置
KR20100056649A (ko) 어레이 기판 및 이의 제조방법
CN105448824B (zh) 阵列基板及其制作方法、显示装置
WO2015192595A1 (zh) 阵列基板及其制备方法、显示装置
US20180337202A1 (en) Tft substrate manufacturing method
US9281325B2 (en) Array substrate, manufacturing method thereof and display device
CN102654698A (zh) 液晶显示器阵列基板及其制造方法、液晶显示器
WO2017201791A1 (zh) Tft基板的制作方法及tft基板
CN104576758A (zh) 薄膜晶体管、阵列基板及其制作方法
CN102629592A (zh) 阵列基板及其制作方法、显示装置
CN105552028A (zh) 阵列基板及其制作方法、显示面板及显示装置
CN103928472A (zh) 一种阵列基板及其制作方法和显示装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20180206

RJ01 Rejection of invention patent application after publication