CN107534548B - 用于基于脉冲的多线链路的时钟和数据恢复 - Google Patents

用于基于脉冲的多线链路的时钟和数据恢复 Download PDF

Info

Publication number
CN107534548B
CN107534548B CN201680021338.2A CN201680021338A CN107534548B CN 107534548 B CN107534548 B CN 107534548B CN 201680021338 A CN201680021338 A CN 201680021338A CN 107534548 B CN107534548 B CN 107534548B
Authority
CN
China
Prior art keywords
pulse
signal
received
interface
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680021338.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN107534548A (zh
Inventor
S·森戈库
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to CN202010112346.6A priority Critical patent/CN111371542B/zh
Publication of CN107534548A publication Critical patent/CN107534548A/zh
Application granted granted Critical
Publication of CN107534548B publication Critical patent/CN107534548B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0045—Correction by a latch cascade
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
    • H03K5/1534—Transition or edge detectors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Theoretical Computer Science (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CN201680021338.2A 2015-04-13 2016-03-30 用于基于脉冲的多线链路的时钟和数据恢复 Active CN107534548B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010112346.6A CN111371542B (zh) 2015-04-13 2016-03-30 用于基于脉冲的多线链路的时钟和数据恢复的方法和装置

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562146801P 2015-04-13 2015-04-13
US62/146,801 2015-04-13
US15/084,171 US9621332B2 (en) 2015-04-13 2016-03-29 Clock and data recovery for pulse based multi-wire link
US15/084,171 2016-03-29
PCT/US2016/025094 WO2016167973A1 (en) 2015-04-13 2016-03-30 Clock and data recovery for pulse based multi-wire link

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN202010112346.6A Division CN111371542B (zh) 2015-04-13 2016-03-30 用于基于脉冲的多线链路的时钟和数据恢复的方法和装置

Publications (2)

Publication Number Publication Date
CN107534548A CN107534548A (zh) 2018-01-02
CN107534548B true CN107534548B (zh) 2020-07-31

Family

ID=57111958

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201680021338.2A Active CN107534548B (zh) 2015-04-13 2016-03-30 用于基于脉冲的多线链路的时钟和数据恢复
CN202010112346.6A Active CN111371542B (zh) 2015-04-13 2016-03-30 用于基于脉冲的多线链路的时钟和数据恢复的方法和装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN202010112346.6A Active CN111371542B (zh) 2015-04-13 2016-03-30 用于基于脉冲的多线链路的时钟和数据恢复的方法和装置

Country Status (6)

Country Link
US (3) US9621332B2 (https=)
EP (1) EP3284229B1 (https=)
JP (1) JP6808641B2 (https=)
KR (1) KR20170137735A (https=)
CN (2) CN107534548B (https=)
WO (1) WO2016167973A1 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
KR20170005330A (ko) * 2015-07-03 2017-01-12 에스케이하이닉스 주식회사 클럭 생성 회로 및 방법, 이를 이용한 반도체 장치 및 전자 시스템
TW201830940A (zh) * 2017-02-08 2018-08-16 陳淑玲 三線式傳輸的穿戴裝置
US10219073B1 (en) * 2017-11-20 2019-02-26 Ford Global Technologies, Llc Vehicle audio system
US10790997B2 (en) 2019-01-23 2020-09-29 Cisco Technology, Inc. Transmission of pulse power and data in a communications network
US11061456B2 (en) 2019-01-23 2021-07-13 Cisco Technology, Inc. Transmission of pulse power and data over a wire pair
US11251706B2 (en) * 2019-05-15 2022-02-15 Texas Instruments Incorporated Multiphase switched mode power supply clocking circuits and related methods
KR102905474B1 (ko) 2020-01-06 2026-01-02 삼성전자주식회사 전자 장치 및 전자 장치의 동작 방법
KR102817517B1 (ko) * 2020-04-20 2025-06-10 주식회사 엘엑스세미콘 데이터구동장치 및 이의 구동 방법

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401235A (en) * 1964-12-29 1968-09-10 Bell Telephone Labor Inc Time division communication system
US4661310A (en) * 1983-10-27 1987-04-28 Westinghouse Electric Corp Pulsed multichannel protection system with saturable core magnetic logic units
JPH0654016A (ja) * 1992-08-03 1994-02-25 Fujitsu Ltd スキュー補正回路
JP3129903B2 (ja) * 1994-01-19 2001-01-31 東京エレクトロン株式会社 符号化方法
JPH0946378A (ja) * 1995-07-27 1997-02-14 Meidensha Corp シリアル・データ伝送装置の転送データ変調／復調方式
JPH1188442A (ja) * 1997-09-16 1999-03-30 Yokogawa Electric Corp データ通信装置
US6577232B1 (en) * 1998-11-02 2003-06-10 Pittway Corporation Monopolar, synchronized communication system
JP2000307561A (ja) * 1999-04-21 2000-11-02 Hitachi Ltd バスシステム装置
AU2735902A (en) * 2000-12-15 2002-06-24 Qualcomm Inc Generating and implementing a communication protocol and interface for high datarate signal transfer
US6835772B2 (en) 2001-01-29 2004-12-28 Ohashi Chemical Industries Ltd. Low-temperature curing, favorable feel coating composition
IL160770A0 (en) * 2001-09-06 2004-08-31 Qualcomm Inc Generating and implementing a communication protocol and interface for high data rate signal transfer
US7126378B2 (en) * 2003-12-17 2006-10-24 Rambus, Inc. High speed signaling system with adaptive transmit pre-emphasis
US8068485B2 (en) * 2003-05-01 2011-11-29 Genesis Microchip Inc. Multimedia interface
DE602004028144D1 (de) * 2003-10-22 2010-08-26 Nxp Bv Verfahren und einrichtung zum senden von daten über mehrere übertragungsleitungen
US7308058B2 (en) 2003-10-27 2007-12-11 Rambus Inc. Transparent multi-mode PAM interface
SG126752A1 (en) * 2004-03-05 2006-11-29 Infineon Technologies Ag Protocols for transmission of data, in particular over telephone lines
US8811456B2 (en) * 2006-04-19 2014-08-19 Qualcomm Incorporated Apparatus and method of low latency multi-hop communication
WO2007127887A2 (en) * 2006-04-26 2007-11-08 Qualcomm Incorporated Sub-packet pulse-based communication
EP1976140A1 (en) * 2007-03-26 2008-10-01 Nokia Siemens Networks Gmbh & Co. Kg Method and device for reducing transmission power of packet oriented data and communication system comprising such device
EP2156555A4 (en) 2007-06-05 2013-07-24 Rambus Inc TECHNIQUES FOR MULTIPLE CODING WITH AN EMBEDDED CLOCK
US7890788B2 (en) 2007-07-09 2011-02-15 John Yin Clock data recovery and synchronization in interconnected devices
US8291207B2 (en) * 2009-05-18 2012-10-16 Stmicroelectronics, Inc. Frequency and symbol locking using signal generated clock frequency and symbol identification
US9401828B2 (en) * 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
GB2499699A (en) * 2011-12-14 2013-08-28 Wolfson Ltd Digital data transmission involving the position of and duration of data pulses within transfer periods
US8653868B2 (en) * 2012-06-28 2014-02-18 Intel Corporation Low power data recovery
JP2014053705A (ja) * 2012-09-06 2014-03-20 Canon Inc 信号伝送方法、及び伝送装置
US9178690B2 (en) 2013-10-03 2015-11-03 Qualcomm Incorporated N factorial dual data rate clock and data recovery
US9363071B2 (en) 2013-03-07 2016-06-07 Qualcomm Incorporated Circuit to recover a clock signal from multiple wire data signals that changes state every state cycle and is immune to data inter-lane skew as well as data state transition glitches
US9374216B2 (en) * 2013-03-20 2016-06-21 Qualcomm Incorporated Multi-wire open-drain link with data symbol transition based clocking
US9118457B2 (en) 2013-03-15 2015-08-25 Qualcomm Incorporated Multi-wire single-ended push-pull link with data symbol transition based clocking
US9054941B2 (en) 2013-07-18 2015-06-09 Rf Micro Devices, Inc. Clock and data recovery using dual manchester encoded data streams
US9130735B2 (en) 2013-07-22 2015-09-08 Qualcomm Incorporated Multi-phase clock generation method
US9137008B2 (en) 2013-07-23 2015-09-15 Qualcomm Incorporated Three phase clock recovery delay calibration
US9276731B2 (en) * 2013-08-08 2016-03-01 Qualcomm Incorporated N-phase signal transition alignment
JP6317474B2 (ja) * 2014-02-02 2018-04-25 カンドウ ラボズ ソシエテ アノニム 制約ｉｓｉ比を用いる低電力チップ間通信の方法および装置
US20150220472A1 (en) 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces
KR101615813B1 (ko) * 2014-05-30 2016-05-13 엘지디스플레이 주식회사 시분할 구동방식의 터치 센싱 장치
US9112550B1 (en) * 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
US10313068B1 (en) * 2018-04-24 2019-06-04 Qualcomm Incorporated Signal monitoring and measurement for a multi-wire, multi-phase interface

Also Published As

Publication number Publication date
CN111371542B (zh) 2022-11-18
EP3284229A1 (en) 2018-02-21
JP6808641B2 (ja) 2021-01-06
US20170201370A1 (en) 2017-07-13
CN107534548A (zh) 2018-01-02
EP3284229B1 (en) 2021-06-30
JP2018516490A (ja) 2018-06-21
US20190149314A1 (en) 2019-05-16
US20160301519A1 (en) 2016-10-13
CN111371542A (zh) 2020-07-03
KR20170137735A (ko) 2017-12-13
WO2016167973A1 (en) 2016-10-20
US10218492B2 (en) 2019-02-26
US9621332B2 (en) 2017-04-11
US10484164B2 (en) 2019-11-19

Similar Documents

Publication Publication Date Title
CN107534548B (zh) 用于基于脉冲的多线链路的时钟和数据恢复
CN105283862B (zh) 用于数据通信的方法和装置
CN105210047B (zh) 具有基于数据码元转变的时钟的多导线单端推送-拉取链路
CN109643298B (zh) 用于同步链路的三倍数据率技术
CN107852382B (zh) 用于c-phy 3相发射机的基于时间的均衡
CN107925563B (zh) 用于3相接口的多相时钟数据恢复的方法和装置
KR101661089B1 (ko) N 계승 듀얼 데이터 레이트 클록 및 데이터 복구
JP2016538747A (ja) Ｐｈｙの変更を最小限に抑えかつプロトコルを変更せずにｍｉｐｉ ｄ−ｐｈｙリンクレートを向上させるための方法
US20200142854A1 (en) Multilane heterogeneous serial bus
WO2015127282A1 (en) Coexistence of legacy and next generation devices over a shared multi-mode bus
CN105637495A (zh) 低功率相机控制接口总线和设备
CN115462039B (zh) C-phy接口中的单位间隔抖动改进
CN106063181B (zh) 接收机电路和在接收机电路上操作的方法
US9490964B2 (en) Symbol transition clocking clock and data recovery to suppress excess clock caused by symbol glitch during stable symbol period
KR102520096B1 (ko) 인코딩된 멀티-레인 n-팩토리얼 및 다른 멀티-와이어 통신 시스템들

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant