CN107195583B - 一种oled显示面板及其制备方法 - Google Patents

一种oled显示面板及其制备方法 Download PDF

Info

Publication number
CN107195583B
CN107195583B CN201710302087.1A CN201710302087A CN107195583B CN 107195583 B CN107195583 B CN 107195583B CN 201710302087 A CN201710302087 A CN 201710302087A CN 107195583 B CN107195583 B CN 107195583B
Authority
CN
China
Prior art keywords
layer
silicon nitride
pattern layer
conductor
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710302087.1A
Other languages
English (en)
Other versions
CN107195583A (zh
Inventor
张晓星
徐源竣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201710302087.1A priority Critical patent/CN107195583B/zh
Priority to KR1020197035592A priority patent/KR20200003143A/ko
Priority to US15/541,746 priority patent/US20180323246A1/en
Priority to EP17908502.2A priority patent/EP3621105A4/en
Priority to JP2019560294A priority patent/JP2020520557A/ja
Priority to PCT/CN2017/086234 priority patent/WO2018201542A1/zh
Publication of CN107195583A publication Critical patent/CN107195583A/zh
Application granted granted Critical
Publication of CN107195583B publication Critical patent/CN107195583B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/124Insulating layers formed between TFT elements and OLED elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1218Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/1201Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/121Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

本发明提供了一种OLED显示面板及其制备方法,通过这种方法,本发明利用氮化硅中含氢较多的特点,使得与氮化硅层接触的具有导体特性的部分半导体氧化物图案层能够持续的掺杂有氢原子而保持导体特性,进而使得该部分半导体氧化物图案层与源极和漏极的接触阻抗能够持续的保持在较低的状态,以实现TFT功能。

Description

一种OLED显示面板及其制备方法
技术领域
本发明涉及显示技术领域,特别是涉及一种OLED显示面板及其制备方法。
背景技术
目前,由于顶栅结构的半导体氧化物TFT具有较小的寄生电容,TFT尺寸可以较小,成为OLED驱动的较好选择,但是顶栅结构的半导体氧化物TFT在制作过程中需要对与源极和漏极接触区域的半导体氧化物做导体化处理,从而降低源极和漏极的接触阻抗,实现TFT的开关功能。
现有技术中,一般采用氢气等离子或氩气等离子处理的方式使得与源极和漏极接触的半导体氧化物导体化,但是由于OLED显示面板在形成TFT之后还会有其他的退火工艺,这些退火工艺会使得导体化的氧化物重新半导体化而使得与源极和漏极的接触阻抗变大,降低了TFT特性,甚至使TFT失去开关功能。
发明内容
本发明主要是提供一种OLED显示面板及其制备方法,旨在解决OLED显示面板制备过程中半导体氧化物具有导体特性的部分会重新半导体化而导致与源极和漏极的接触阻抗变大的问题。
为解决上述技术问题,本发明采用的一个技术方案是:提供一种OLED显示面板的制备方法,所述方法包括:在基板上沉积缓冲层并在所述缓冲层上形成依次层叠的半导体氧化物图案层、栅极绝缘层及栅极图案层;在所述缓冲层上形成覆盖所述半导体氧化物图案层、所述栅极绝缘层及所述栅极图案层的介电层,所述介电层包括与所述半导体氧化物图案层接触的氮化硅层;对所述介电层进行退火处理,以在退火过程中,所述氮化硅层使得部分半导体氧化物图案层具有导体特性;形成与具有导体特性的所述部分半导体氧化物图案层接触的源极和漏极。
为解决上述技术问题,本发明采用的另一个技术方案是:提供一种OLED显示面板,所述显示面板包括:在基板上沉积的缓冲层及在所述缓冲层上依次层叠的半导体氧化物图案层、栅极绝缘层及栅极图案层,其中,部分半导体氧化物图案层具有导体特性;覆盖所述半导体氧化物图案层、所述栅极绝缘层及所述栅极图案层的介电层,所述介电层包括与所述半导体氧化物图案层接触的氮化硅层;与具有导体特性的所述部分半导体氧化物图案层接触的源极和漏极。
本发明的有益效果是:区别于现有技术的情况,本发明通过在基板上沉积缓冲层并在缓冲层上形成依次层叠的半导体氧化物图案层、栅极绝缘层及栅极图案层;在缓冲层上形成覆盖半导体氧化物图案层、栅极绝缘层及栅极图案层的介电层,介电层包括与半导体氧化物图案层接触的氮化硅层;对介电层进行退火处理,以在退火过程中,氮化硅层使得部分半导体氧化物图案层具有导体特性;形成与具有导体特性的部分半导体氧化物图案层接触的源极和漏极的方法,利用氮化硅中含氢较多的特点,使得与氮化硅层接触的具有导体特性的部分半导体氧化物图案层能够持续的掺杂有氢原子而保持导体特性,进而使得该部分半导体氧化物图案层与源极和漏极的接触阻抗能够持续的保持在较低的状态,以实现TFT功能。
附图说明
图1是本发明提供的OLED显示面板的制备方法实施例的流程示意图;
图2是图1中各步骤制备而成的OLED显示面板实施例的结构示意图;
图3是图1中步骤S11的具体流程示意图;
图4是图1中步骤S14的具体流程示意图。
具体实施方式
为使本领域的技术人员更好地理解本发明的技术方案,下面结合附图和具体实施方式对本发明所提供的一种OLED显示面板及其制备方法做进一步详细描述。
共同参阅图1及图2,本发明提供的OLED显示面板的制备方法实施例包括:
S11:在基板101上沉积缓冲层102并在缓冲层102上形成依次层叠的半导体氧化物图案层103、栅极绝缘层104及栅极图案层105;
参阅图3,该步骤S11可具体包括:
S111:在基板101上沉积缓冲层102;
具体的,在沉积缓冲层102之前,将基板101清洗干净,然后可使用物理气相沉积法或等离子体气相沉积法在基板101上沉积缓冲层102,其中,可以在基板101上沉积一层氧化硅层作为缓冲层102,也可以先在基板101上沉积一层氮化硅层,然后在该氮化硅层上沉积一层厚度不小于3000埃的氧化硅层以共同作为缓冲层102。
其中,基板101可以是包括但不限于的玻璃基板、硅片基板。
S112:在缓冲层102上形成半导体氧化物图案层103;
具体的,在缓冲层102中的氧化硅层上形成半导体氧化物图案层103,可在缓冲层102中的氧化硅层上沉积一层厚底为400埃至600埃的半导体氧化物层,然后经过光阻涂布、曝光、显影及剥离的光刻工艺,形成图案化的半导体氧化物层,由于氧化硅中不含氢,在该步骤S112中,图案化的半导体氧化物层不会被导体化。
其中,半导体氧化物图案层103包括第一部分1031及与第一部分1031相邻的第二部分1032,在本实施例图示中,第二部分1032位于第一部分1031相对的两侧。
可选的,该半导体氧化物为IGZO,即为铟镓锌氧化物。
S113:在半导体氧化物图案层103上形成依次层叠的栅极绝缘层104及栅极图案层105;
其中,栅极绝缘层104与半导体氧化物图案层103的第一部分1031相对设置,栅极绝缘层104包括第三部分1041及与第三部分1041相邻的第四部分1042,在本实施例图示中,第四部分1042位于第三部分1041相对的两侧,且第三部分1041与栅极图案层105相对设置。
具体的,可使用物理气相沉积法或等离子体气相沉积法在缓冲层102上沉积一层厚度为1000埃至2000埃且覆盖半导体氧化物图案层103的氧化硅层,然后在该氧化硅层再沉积一层金属层,进而在进行光阻涂布、曝光及显影之后,对金属层及氧化硅层同时蚀刻,以形成栅极图案层105及栅极绝缘层104,且在蚀刻的过程中,如图2所示,通过合适的蚀刻条件使得栅极绝缘层104相对的两侧超出栅极图案层105,两侧超出的部分即为第四部分1042,中间与栅极图案层105相对设置的即为第三部分1041。
其中,金属层是包括但不限于钼、铝或铜金属层。
可选的,第四部分1042的长度为0.3μm~1μm。
在其他实施例中,栅极绝缘层104及栅极图案层105可在两个步骤中分别形成,可先在缓冲层102上沉积氧化硅层,进行光阻涂布、曝光、显影、蚀刻及剥离的光刻工艺之后形成与半导体氧化物图案层103相对设置的栅极绝缘层104,然后在栅极绝缘层104上沉积金属层,再进行光阻涂布、曝光、显影、蚀刻及剥离的光刻工艺以形成栅极图案层105,且使得栅极图案层105与栅极绝缘层104的第三部分1041相对设置。
S12:在缓冲层102上形成覆盖半导体氧化物图案层103、栅极绝缘层104及栅极图案层105的介电层106;
其中,介电层106包括与半导体氧化物图案层103接触的氮化硅层。
具体的,可使用物理气相沉积法或等离子体气相沉积法在缓冲层102上沉积一层厚度为4000埃至5000埃的氮化硅层以形成介电层106,或者在缓冲层102上沉积一层厚度为3000埃的氮化硅层,然后在该氮化硅层上沉积一层厚度为3000埃的氧化硅层以共同形成介电层106,且通过上述步骤可知,该介电层106中氮化硅层的厚度大于半导体氧化物图案层103及栅极绝缘层104的厚度而能够与半导体氧化物图案层103的第二部分1032、栅极绝缘层104的第四部分1042接触。
S13:对介电层106进行退火处理,以在退火过程中,氮化硅层使得部分半导体氧化物图案层具有导体特性;
具体的,由于氮化硅层中含有氢原子,在对介电层106的退火过程中,氢原子会在高温作用下向图2所示下方的半导体氧化物图案层103扩散,在扩散过程中,半导体氧化物图案层103的第二部分1032由于与氮化硅层接触,氢原子会扩散至第二部分1032使得第二部分1032掺杂有氢原子而具有导体特性。
其中,由于栅极绝缘层104为氧化硅层,与栅极绝缘层104相对设置的第一部分1031会被栅极绝缘层104保护,防止氢原子扩散至第一部分1031,而使得在退火之后,第一部分1031仍然保留半导体特性,且根据上述步骤S113可知,栅极绝缘层104在截面上的尺寸大于栅极图案层105,进一步防止了氮化硅层中的氢原子在向下扩散至第一部分1031而使得第一部分1031仍然保留半导体特性。
S14:形成与具有导体特性的部分半导体氧化物图案层接触的源极107和漏极108。
参阅图4,该步骤S14可具体包括:
S141:在介电层106上开设与部分半导体氧化物图案层连通的接触孔1061;
具体的,可通过光阻涂布、曝光的方法形成图案化的接触孔,然后进行干法刻蚀,去除后即可得到接触孔1061。
其中,在介电层106上与半导体氧化物图案层103两侧的第二部分1032均有接触孔1061。
S142:在介电层106上通过接触孔1061形成与部分半导体氧化物图案层接触的源极107和漏极108。
具体的,可使用物理气相沉积法在介电层106上及接触孔1061中沉积金属,形成金属层,然后在沉积的金属层上沉积光阻层,再进行曝光、显影、刻蚀和剥离的制程,以得到图案化的源极107及漏极108,由于接触孔1061与半导体氧化物图案层103的第二部分1032连通,以使图案化的源极107和漏极108与半导体氧化物图案层103的第二部分1032接触。
进一步的,本实施例还包括:
S15:在介电层106上形成依次层叠的平坦层109及像素定义层110;
具体的,可使用物理气相沉积法或等离子体气相沉积法在介电层106上沉积氮化硅层或氧化硅层,以形成平坦层109,并在平坦层109上沉积氮化硅层或氧化硅层并通过光阻涂布、曝光、显影及蚀刻形成像素发光区,具有像素发光区的氮化硅层或氧化硅层即为像素定义层110。
S16:在像素定义层110上形成OLED器件层111。
具体地,在像素定义层110上像素发光区相对的位置依次形成阳极层1111、电子传输层1112、发光层1113、空穴传输层1114及阴极层1115。
进一步参阅图2,本发明提供的OLED显示面板实施例包括在基板101上沉积的缓冲层102及在缓冲层102上依次层叠的半导体氧化物图案层103、栅极绝缘层104及栅极图案层105、覆盖半导体氧化物图案层103、栅极绝缘层104及栅极图案层105的介电层106以及与半导体氧化物图案层103接触的源极107和漏极108。
其中,半导体氧化物图案层103包括第一部分1031及与第一部分1031相邻的第二部分1032,第一部分1031与栅极绝缘层104相对设置,第二部分1032具有导体特性。
具体地,介电层106包括与半导体氧化物图案层103接触的氮化硅层,由于氮化硅中含有氢原子,在制备时,氮化硅层中的氢原子向半导体氧化物图案层103扩散,使得与氮化硅层接触的第二部分1032掺杂有氢原子而具有导体特性,第一部分1031与栅极绝缘层104相对设置而被栅极绝缘层104保护以防止第一部分1031掺杂氢原子,保留了半导体特性。
进一步地,本实施例中的显示面板还包括在介电层106上依次层叠的平坦层109、像素定义层110以及OLED器件层111。
本实施例中的各膜层可使用上述方法相对应的步骤分别制备而成,在此不再赘述。
区别于现有技术,本发明通过在基板上沉积缓冲层并在缓冲层上形成依次层叠的半导体氧化物图案层、栅极绝缘层及栅极图案层;在缓冲层形成覆盖半导体氧化物图案层、栅极绝缘层及栅极图案层的介电层,介电层包括与半导体氧化物图案层接触的氮化硅层;对介电层进行退火处理,以在退火过程中,氮化硅层使得部分半导体氧化物图案层具有导体特性;形成与具有导体特性的部分半导体氧化物图案层接触的源极和漏极的方法,利用氮化硅中含氢较多的特点,使得与氮化硅层接触的具有导体特性的部分半导体氧化物图案层能够持续的掺杂有氢原子而保持导体特性,进而使得该部分半导体氧化物图案层与源极和漏极的接触阻抗能够持续的保持在较低的状态,以实现TFT功能。
以上所述仅为本发明的实施例,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其他相关的技术领域,均同理包括在本发明的专利保护范围内。

Claims (9)

1.一种OLED显示面板的制备方法,其特征在于,所述方法包括:
在基板上沉积缓冲层并在所述缓冲层上形成依次层叠的半导体氧化物图案层、栅极绝缘层及栅极图案层;
在所述缓冲层上形成覆盖所述半导体氧化物图案层、所述栅极绝缘层及所述栅极图案层的介电层,所述介电层包括与所述半导体氧化物图案层接触的氮化硅层;
对所述介电层进行退火处理,以在退火过程中,所述氮化硅层使得部分半导体氧化物图案层具有导体特性;
形成与具有导体特性的所述部分半导体氧化物图案层接触的源极和漏极。
2.根据权利要求1所述的方法,其特征在于,所述半导体氧化物图案层包括第一部分及与所述第一部分相邻的第二部分,所述第一部分与所述栅极绝缘层相对设置,所述第二部分与所述氮化硅层接触,所述对所述介电层进行退火处理,以在退火过程中,所述氮化硅层使得部分半导体氧化物图案层具有导体特性包括:
对所述介电层进行退火处理,在退火过程中,所述氮化硅层使得与所述氮化硅层接触的所述第二部分具有导体特性。
3.根据权利要求2所述的方法,其特征在于,所述氮化硅层中包含氢原子,所述在退火过程中,所述氮化硅层使得与所述氮化硅层接触的所述第二部分具有导体特性包括:
在退火过程中,所述氮化硅层中的氢原子向所述半导体氧化物图案层扩散,使得与所述氮化硅层接触的所述第二部分掺杂有所述氢原子而具有导体特性。
4.根据权利要求3所述的方法,其特征在于,所述栅极绝缘层为氧化硅层,与所述栅极绝缘层相对设置的所述第一部分在退火之后保留半导体特性。
5.根据权利要求1所述的方法,其特征在于,所述缓冲层包括与所述半导体氧化物图案层接触的氧化硅层。
6.根据权利要求1所述的方法,其特征在于,所述栅极绝缘层包括第三部分及与所述第三部分相邻的第四部分,所述第三部分与所述栅极图案层相对设置,所述第四部分与所述氮化硅层接触。
7.根据权利要求1所述的方法,其特征在于,形成与具有导体特性的所述部分半导体氧化物图案层接触的源极和漏极包括:
在所述介电层中开设与所述部分半导体氧化物图案层连通的接触孔;
在所述介电层上通过所述接触孔形成与所述部分半导体氧化物图案层接触的所述源极和所述漏极。
8.一种OLED显示面板,其特征在于,所述显示面板包括:
在基板上沉积的缓冲层及在所述缓冲层上依次层叠的半导体氧化物图案层、栅极绝缘层及栅极图案层,其中,部分半导体氧化物图案层具有导体特性;
覆盖所述半导体氧化物图案层、所述栅极绝缘层及所述栅极图案层的介电层,所述介电层包括与所述半导体氧化物图案层接触的氮化硅层;
与具有导体特性的所述部分半导体氧化物图案层接触的源极和漏极其中,所述半导体氧化物图案层包括第一部分及与所述第一部分相邻的第二部分,所述第一部分与所述栅极绝缘层相对设置,所述第二部分与所述氮化硅层接触而具有导体性。
9.根据权利要求8所述的显示面板,其特征在于,所述氮化硅层中含有氢原子,所述显示面板在制备过程中,所述氮化硅层中的氢原子向所述半导体氧化物图案层扩散,使得与所述氮化硅层接触的所述第二部分掺杂有所述氢原子而具有导体特性。
CN201710302087.1A 2017-05-02 2017-05-02 一种oled显示面板及其制备方法 Active CN107195583B (zh)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CN201710302087.1A CN107195583B (zh) 2017-05-02 2017-05-02 一种oled显示面板及其制备方法
KR1020197035592A KR20200003143A (ko) 2017-05-02 2017-05-27 Oled 디스플레이 패널 및 그 제조방법
US15/541,746 US20180323246A1 (en) 2017-05-02 2017-05-27 Organic light-emitting diode display panel and manufacturing method thereof
EP17908502.2A EP3621105A4 (en) 2017-05-02 2017-05-27 OLED DISPLAY PANEL AND ITS MANUFACTURING PROCESS
JP2019560294A JP2020520557A (ja) 2017-05-02 2017-05-27 Oled表示パネルおよびその製造方法
PCT/CN2017/086234 WO2018201542A1 (zh) 2017-05-02 2017-05-27 一种oled显示面板及其制备方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710302087.1A CN107195583B (zh) 2017-05-02 2017-05-02 一种oled显示面板及其制备方法

Publications (2)

Publication Number Publication Date
CN107195583A CN107195583A (zh) 2017-09-22
CN107195583B true CN107195583B (zh) 2019-08-02

Family

ID=59873702

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710302087.1A Active CN107195583B (zh) 2017-05-02 2017-05-02 一种oled显示面板及其制备方法

Country Status (5)

Country Link
EP (1) EP3621105A4 (zh)
JP (1) JP2020520557A (zh)
KR (1) KR20200003143A (zh)
CN (1) CN107195583B (zh)
WO (1) WO2018201542A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109616444B (zh) * 2018-12-03 2020-04-10 武汉华星光电半导体显示技术有限公司 Tft基板的制作方法及tft基板
CN110993610A (zh) * 2019-11-26 2020-04-10 深圳市华星光电半导体显示技术有限公司 阵列基板及其制备方法、显示面板
WO2021125751A1 (ko) 2019-12-16 2021-06-24 현대자동차주식회사 임의의 모양으로 분할되는 블록을 예측하는 방법 및 복호화 장치
CN113097289A (zh) * 2021-03-30 2021-07-09 合肥维信诺科技有限公司 薄膜晶体管及其制备方法、阵列基板
KR102605949B1 (ko) 2021-11-09 2023-11-24 서영대학교 산학협력단 차량용 ac 전원 발전 장치

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101086998A (zh) * 2006-06-09 2007-12-12 三星Sdi株式会社 有机发光显示设备和制造有机发光显示设备的方法
CN101373792A (zh) * 2007-08-22 2009-02-25 三星Sdi株式会社 薄膜晶体管、有机发光二极管显示装置及其制造方法
CN102376896A (zh) * 2010-08-24 2012-03-14 三星移动显示器株式会社 有机电致发光显示器及其制造方法
CN103887324A (zh) * 2014-04-14 2014-06-25 友达光电股份有限公司 一种集成触控面板的有源矩阵有机发光二极管显示装置
CN104576682A (zh) * 2013-10-18 2015-04-29 昆山工研院新型平板显示技术中心有限公司 一种有机发光显示装置及其制备方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100515153C (zh) * 2004-10-12 2009-07-15 乐金显示有限公司 有机电致发光器件及其制造方法
JP5110803B2 (ja) * 2006-03-17 2012-12-26 キヤノン株式会社 酸化物膜をチャネルに用いた電界効果型トランジスタ及びその製造方法
JP5704790B2 (ja) * 2008-05-07 2015-04-22 キヤノン株式会社 薄膜トランジスタ、および、表示装置
JP2012015436A (ja) * 2010-07-05 2012-01-19 Sony Corp 薄膜トランジスタおよび表示装置
KR102091444B1 (ko) * 2013-10-08 2020-03-23 삼성디스플레이 주식회사 표시 기판 및 표시 기판의 제조 방법
US10002971B2 (en) * 2014-07-03 2018-06-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the semiconductor device
JP6333377B2 (ja) * 2014-07-16 2018-05-30 株式会社Joled トランジスタ、表示装置および電子機器
JP6425508B2 (ja) * 2014-11-25 2018-11-21 株式会社ジャパンディスプレイ 薄膜トランジスタ
KR20160114511A (ko) * 2015-03-24 2016-10-05 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치의 제작 방법
US20170104090A1 (en) * 2015-10-12 2017-04-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101086998A (zh) * 2006-06-09 2007-12-12 三星Sdi株式会社 有机发光显示设备和制造有机发光显示设备的方法
CN101373792A (zh) * 2007-08-22 2009-02-25 三星Sdi株式会社 薄膜晶体管、有机发光二极管显示装置及其制造方法
CN102376896A (zh) * 2010-08-24 2012-03-14 三星移动显示器株式会社 有机电致发光显示器及其制造方法
CN104576682A (zh) * 2013-10-18 2015-04-29 昆山工研院新型平板显示技术中心有限公司 一种有机发光显示装置及其制备方法
CN103887324A (zh) * 2014-04-14 2014-06-25 友达光电股份有限公司 一种集成触控面板的有源矩阵有机发光二极管显示装置

Also Published As

Publication number Publication date
KR20200003143A (ko) 2020-01-08
EP3621105A1 (en) 2020-03-11
EP3621105A4 (en) 2021-01-13
JP2020520557A (ja) 2020-07-09
CN107195583A (zh) 2017-09-22
WO2018201542A1 (zh) 2018-11-08

Similar Documents

Publication Publication Date Title
CN107195583B (zh) 一种oled显示面板及其制备方法
CN104078424B (zh) 低温多晶硅tft阵列基板及其制备方法、显示装置
US10615266B2 (en) Thin-film transistor, manufacturing method thereof, and array substrate
WO2018149171A1 (zh) 阵列基板及其制备方法、显示装置
WO2013013599A1 (zh) 阵列基板及其制作方法、液晶面板、显示装置
WO2019184252A1 (zh) 柔性tft背板的制作方法及柔性tft背板
JPWO2010024279A1 (ja) 電界効果型トランジスタの製造方法及び製造装置
CN104752465B (zh) 顶发射有机发光显示器件的阵列基板及其制备方法
US9704998B2 (en) Thin film transistor and method of manufacturing the same, display substrate, and display apparatus
CN112002763A (zh) 一种tft基板及其制造方法、显示面板
WO2018149027A1 (zh) 一种薄膜晶体管及其制备方法
CN108493236A (zh) 薄膜晶体管及其制造方法、柔性显示屏及显示装置
CN106784014A (zh) 薄膜晶体管及其制作方法、显示基板、显示装置
CN103794555A (zh) 制造阵列基板的方法
WO2018223476A1 (zh) 铟镓锌氧化物薄膜晶体管的制作方法
CN110993610A (zh) 阵列基板及其制备方法、显示面板
CN111048592A (zh) 一种薄膜场效应晶体管结构及制作方法
CN110867491A (zh) 垂直结构的复合晶型金属氧化物薄膜晶体管及其制造方法
CN114171603A (zh) 驱动基板及其制备方法、显示面板
WO2019015287A1 (zh) 薄膜晶体管及制作方法、显示装置
US10115745B2 (en) TFT array substrate and method of forming the same
CN110224031A (zh) 改善金属氧化物tft特性的结构与其制作方法
CN114883345A (zh) 驱动背板及其制备方法、显示面板
US20180323246A1 (en) Organic light-emitting diode display panel and manufacturing method thereof
CN109148372B (zh) 薄膜晶体管制作方法、薄膜晶体管以及显示面板

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: No.9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province

Patentee after: TCL China Star Optoelectronics Technology Co.,Ltd.

Address before: No.9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province

Patentee before: Shenzhen China Star Optoelectronics Technology Co.,Ltd.