CN107014432A - A kind of analog signal monitoring system and method - Google Patents
A kind of analog signal monitoring system and method Download PDFInfo
- Publication number
- CN107014432A CN107014432A CN201710236725.4A CN201710236725A CN107014432A CN 107014432 A CN107014432 A CN 107014432A CN 201710236725 A CN201710236725 A CN 201710236725A CN 107014432 A CN107014432 A CN 107014432A
- Authority
- CN
- China
- Prior art keywords
- analog
- signal
- digital conversion
- register
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
- G01D21/00—Measuring or testing not otherwise provided for
- G01D21/02—Measuring two or more variables by means not covered by a single other subclass
Abstract
The invention provides a kind of analog signal monitoring system, including analog-digital converter, register group and main frame, the monitoring system also includes MUX and A/D converter controller；The MUX is used to provide more than two monitoring passages, and monitored analog signal is selectively transported in the analog-digital converter.The beneficial effects of enforcing the present invention are：1st, the monitoring system can carry out monitoring, sample and carrying out analog-to-digital conversion simultaneously to multiclass analog signal, make main frame in a short time can be while capturing the situation of change of these analog signals；2nd, A/D converter controller can mitigate the load of main frame, and dynamic configuration selection needs the analog signal monitored, and main frame by analog-digital conversion result register can read accurately analog channel data when needing.
Description
Technical field
The present invention relates to digital and analogue signals processing technology field, more particularly to a kind of analog signal monitoring system and method.
Background technology
In digital-to-analogue mixed signal design, main frame needs monitoring analog signal amount to carry out control device.Under different conditions,
Main frame needs the analog signal monitored to be different.In existing design, most analog quantity monitoring needs integrated microprocessor
Complete, this mode can aggravate the burden of microprocessor, reduce the service behaviour of system.Independent simulation monitoring chip not only may be used
To reduce the burden of systematic microprocessor, and it can flexibly monitor the analog signalses of on-chip system.
And in existing independent simulation monitoring chip solution, the sequence monitoring pattern to analog quantity is serial process
, i.e., only it can just change the monitoring passage of analog signal after current analog variable monitoring obtains final result.This
Plant the monitoring mode numerical model analysis system more to analog variable and be likely to result in serious consequence, it is also possible to can be to chip
Cause permanent damage.Reason is that serial monitoring can only see the change of an analog quantity, and this when, others were simulated
Amount also changing, system can not in time, while capturing the change of other analog quantitys.
The content of the invention
The technical problem to be solved in the present invention is to provide one it is independent, for two classes with analog signals carry out in real time,
The solution of Simultaneous Monitoring, and reduce the burden of systematic microprocessor.
In order to solve the above-mentioned technical problem, a kind of analog signal monitoring system and method are disclosed in the present invention, the present invention
Technical scheme be implemented：
A kind of analog signal monitoring system, including analog-digital converter, register group and main frame, the monitoring system are also wrapped
Include MUX and A/D converter controller；The MUX is used to provide more than two monitoring passages, and makes
Monitored analog signal is selectively transported in the analog-digital converter；The A/D converter controller includes sequence control
Molding block, the sequence control module is used to control the MUX described for the selection of analog signal, and control
The sampling of analog-digital converter；The register group includes host computer control register and analog-digital conversion result register；The master
Machine control register is used to receive/the configuration information that sends of storage host, and the configuration information is delivered into the sequence control
Molding block；The analog-digital conversion result register is used to store the information of analog-to-digital conversion output and read for main frame.
Preferably, the A/D converter controller also includes filtering control module；The filtering control module is used for mould
The signal of number converter output carries out denoising；The host computer control register includes channel control register and modulus turns
Change control register；The channel control register be used for receive/storage host send for monitoring passage carry out selection
First configuration signal, and send the described first configuration signal to the sequence control module；The analog-to-digital conversion control deposit
Device reception/enable that storage host is sent/does not enable the second configuration signal of analog-digital converter, and configures signal by described second
Send the sequence control module to；The setting sample mode that the analog-to-digital conversion control register reception/storage host is sent
The 3rd configuration signal, and by the described 3rd configuration signal send the sequence control module to；The analog-to-digital conversion control is posted
What storage reception/storage host was sent performs the 4th configuration signal of denoising operation, and the described 4th configuration signal is sent to
The filtering control module.
Preferably, the analog-digital conversion result register includes multiple Channel-shifted result registers；The Channel-shifted
Result register is corresponded with the monitoring passage.
Preferably, the denoising includes carrying out average value filtering processing to signal.
A kind of analog signal monitoring method using the monitoring system, comprises the following steps：
S1：Analog signals more than two classes is received by the MUX, every analoglike signal is individually entered one
The individual monitoring passage is simultaneously monitored；
S2：Main frame sends the first configuration signal, and the channel control register receives, stores the first configuration signal,
And send the described first configuration signal to the sequence control module；
S3：The sequence control module controls the MUX to make a choice the analog signal, makes at least two
The analog signal of class is inputted to the analog-digital converter by the monitoring passage；
S4：The analog-digital converter carries out analog-to-digital conversion, and result is exported to institute through the filtering control module
Analog-to-digital conversion control register is stated, corresponding Channel-shifted result register is respectively stored in per the result of analoglike signal
It is interior；
S5：The information that main frame is stored to the Channel-shifted result register is read out.
Preferably, in step S4, analog-digital converter is carried out before analog-to-digital conversion, and the analog-to-digital conversion control register reception/
5th configuration signal of the setting analog-to-digital conversion priority that storage host is sent, and the described 5th configuration signal sent to described
Sequence control module；The sequence control module sets the priority of the analog signal receiving analog-to-digital conversion, the mould
Number converter performs conversion according to the priority to the analog signal of respective type.
Preferably, in step S4, analog-digital converter is carried out before analog-to-digital conversion, and the analog-to-digital conversion control register reception/
6th configuration signal of the setting analog-to-digital conversion pattern that storage host is sent, and send the described 6th configuration signal to the sequence
Row control module；The sequence control module controls the analog-digital converter to carry out single or continuous conversion.
Preferably, in step S4, the analog-digital converter carries out parallel 8 to the analog signal for receiving analog-to-digital conversion
Point or 16 point samplings, and carry out average filter processing；
Described parallel 8 points or 16 point samplings are carried out according to priority, i.e., elder generation is in order to receiving the simulation of analog-to-digital conversion
The unified sampling for carrying out at first point of signal, then the unified sampling for carrying out second point, until the end that last point is sampled；When certain
After the completion of 8 points of analoglike signal or 16 point samplings, analog-digital converter starts to perform the average filter to such analog signal.
Preferably, the coming into force for signal that be currently configured sent to main frame makes condition limitation：Only when host computer control register
The nearest configuration signal sent is performed completions, or the enabling pulse generation rising edge sent in host computer control register it
When, what main frame was sent, which is currently configured signal, to come into force.
The beneficial effects of enforcing the present invention are：
1st, the monitoring system can carry out monitoring, sample and carrying out analog-to-digital conversion simultaneously to multiclass analog signal, make master
Machine can capture the situation of change of these analog signals simultaneously in a short time；
2nd, A/D converter controller can mitigate the load of main frame, and dynamic configuration selection needs the analog signal monitored, main
Machine by analog-digital conversion result register can read accurately analog channel data when needing.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
There is the accompanying drawing used required in technology description to be briefly described, it should be apparent that, drawings in the following description are only this
A kind of embodiment of invention, for those of ordinary skill in the art, on the premise of not paying creative work, can be with
Other accompanying drawings are obtained according to these accompanying drawings.
Fig. 1 be one embodiment in, the modular structure schematic diagram of analog signal monitoring system；
Fig. 2 be one embodiment in, the modular structure schematic diagram of register group；
Fig. 3 be one embodiment in, A/D converter controller modular structure schematic diagram；
Fig. 4 be one embodiment in, the analog channel conversion timing sequence figure of analog-digital converter；
Fig. 5 is in one embodiment, the 3 passages enable data without average enable updates timing diagram；
Fig. 6 is in one embodiment, parallel 8 points 2 average passages enables data and updates timing diagrams；
Fig. 7 be one embodiment in, A/D converter controller config update timing diagram.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation is described, it is clear that described embodiment is only a part of embodiment of the invention, rather than whole embodiments.It is based on
Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under the premise of creative work is not made
Embodiment, belongs to the scope of protection of the invention.
In a specific embodiment, as shown in figure 1, a kind of analog signal monitoring system, including analog-digital converter, deposit
Device group and main frame, the monitoring system also include MUX and A/D converter controller；The MUX is used
In the more than two monitoring passages of offer, and monitored analog signal is set selectively to be transported to the analog-digital converter
In；The A/D converter controller includes sequence control module, and the sequence control module is used to control the MUX
For the sampling of the selection of analog signal, and the control analog-digital converter；The register group is deposited including host computer control
Device and analog-digital conversion result register；The host computer control register is used to receive/the configuration information that sends of storage host, and
The configuration information is delivered to the sequence control module；The analog-digital conversion result register is defeated for storing analog-to-digital conversion
The information and confession main frame gone out is read.
In existing numerical model analysis system, the monitoring to analog quantity generally requires integrated microprocessor completion, or takes solely
The serial monitoring mode of vertical chip, the former easily causes larger load to main frame, and the latter can not accurately read multiple moulds simultaneously
Intend the change information of signal；Based on such background, the present invention proposes the monitoring system.In above-described embodiment, multi-path choice
The main function of device is that offer carries out the entrance of parallel monitoring to different types of analog signal (such as voltage, electric current, temperature),
MUX is controlled by the sequence control module, and main frame can configure sequence control mould by host computer control register
Block, so as to reach that indirect selections need to carry out the purpose of the analog signal of analog-to-digital conversion.In the present embodiment, main frame can pass through
Flexible configuration, determines that MUX each monitors the enable of passage so that voltage, electric current, the simulation letter of temperature three types
It number can simultaneously pass through, or make the analog signal of wherein any two class while passing through；It is of course also possible to only allow a certain analoglike to be believed
Number analog-digital converter is reached by MUX.In the present embodiment, main frame configures host computer control by HPI and posted
Storage, HPI can use the serial line interface of standard, such as I2C, SPI etc.；And main frame control can be read in A/D converter controller
Configuration in register processed, produces the signal of control analog-digital converter.
In a preferred embodiment, the A/D converter controller also includes filtering control module；The filtering control
Module is used to carry out denoising to the signal that analog-digital converter is exported；The host computer control register includes passage and controls deposit
Device and analog-to-digital conversion control register；The channel control register is used to receiving/storage host send it is logical for monitoring
Road carries out the first configuration signal of selection, and sends the described first configuration signal to the sequence control module；The modulus
Conversion and control register reception/enable that storage host is sent/does not enable the second configuration signal of analog-digital converter, and will be described
Second configuration signal sends the sequence control module to；The analog-to-digital conversion control register reception/storage host is sent
3rd configuration signal of sample mode is set, and sends the described 3rd configuration signal to the sequence control module；The mould
What number conversion and control register reception/storage host was sent performs the 4th configuration signal of denoising operation, and the described 4th is matched somebody with somebody
Confidence number sends the filtering control module to.
In a preferred embodiment, the analog-digital conversion result register includes multiple Channel-shifted result registers；
The Channel-shifted result register is corresponded with the monitoring passage.Fig. 2 illustrates a kind of feelings under the preferred embodiment
Condition：Register group includes host computer control register, in addition to analog-digital conversion result register, and the analog-digital conversion result register is used
In storage 3 monitoring passage analog signals by the result after carry out analog-to-digital conversion.
Fig. 3 then illustrates the function structure chart of A/D converter controller：A/D converter controller includes sequence control module
And filtering control module, with reference to Fig. 1, " the effective marker pulse of analog-to-digital conversion ", " analog-digital conversion result " are by analog-digital converter
Output；With reference to Fig. 1 and Fig. 2, " host computer control register configuration " refers to host computer control register and receives main frame configuration signal, and will
Configure in signal input A/D converter controller；" A/D converter controller enable " refers to A/D converter controller by the second configuration
Signal is sent in analog-digital converter；" control of monitoring channel selecting " refers to A/D converter controller by the first configuration signal transmission
Into MUX；" analog-to-digital conversion starts marker pulse " is sent by A/D converter controller, after analog-digital converter is received
Start to perform and carry out analog-to-digital conversion；" monitoring passage 1 analog-digital conversion result ", " monitoring passage 2 analog-digital conversion result ", " monitoring is logical
The analog-digital conversion result of road 3 " can be the result or analog-digital converter after filtering control module performs denoising
The result directly exported, these results will be deposited with " monitoring passage 1 analog-digital conversion result register ", " the monitoring mould of passage 2 respectively
In number transformation result register " and " monitoring passage 3 analog-digital conversion result register ".
In a preferred embodiment, the denoising includes carrying out average value filtering processing to signal.Average value is filtered
The mode of ripple processing can use prior art, and including but not limited to arithmetic average value filtering, weighted average value filtering, slip is flat
The modes such as mean filter, anti-impulse disturbances average value filtering.
A kind of analog signal monitoring method using the monitoring system, comprises the following steps：
S1：Analog signals more than two classes is received by the MUX, every analoglike signal is individually entered one
The individual monitoring passage is simultaneously monitored；
S2：Main frame sends the first configuration signal, and the channel control register receives, stores the first configuration signal,
And send the described first configuration signal to the sequence control module；
S3：The sequence control module controls the MUX to make a choice the analog signal, makes at least two
The analog signal of class is inputted to the analog-digital converter by the monitoring passage；
S4：The analog-digital converter carries out analog-to-digital conversion, and result is exported to institute through the filtering control module
Analog-to-digital conversion control register is stated, corresponding Channel-shifted result register is respectively stored in per the result of analoglike signal
It is interior；
S5：The information that main frame is stored to the Channel-shifted result register is read out.
Perform this method so that monitoring system can carry out monitoring, sample and carrying out modulus simultaneously to multiclass analog signal
Conversion, makes main frame in a short time can be while capturing the situation of change of these analog signals；In addition, being monitored in analog signal
Cheng Zhong, A/D converter controller can mitigate the load of main frame, and dynamic configuration selection needs the analog signal monitored, and main frame can be with
Accurately analog channel data are read by analog-digital conversion result register when needing.
Fig. 4 is the monitoring Channel-shifted timing diagram of analog-digital converter.Analog-digital converter carries out the object (simulation of analog-to-digital conversion
Signal type, quantity) determined by MUX, monitor passage is converted to time division type control, can only once change a prison
Survey passage., it is necessary to which waiting system sets time (T1), after waiting the time to be placed, analog-to-digital conversion after analog-digital converter is enabled
Device can just start the currently selected monitoring passage selected of sampling, the analog quantity result sampled after the analog-to-digital conversion time
(monitoring passage analog-digital conversion data).Before start to sample next time, analog-digital converter needs a setting time in itself
(T2), setting the time (T2) is produced based on analog-digital converter clock.
In a preferred embodiment, in step S4, analog-digital converter is carried out before analog-to-digital conversion, the analog-to-digital conversion control
5th configuration signal of the setting analog-to-digital conversion priority that register reception/storage host is sent, and match somebody with somebody confidence by the described 5th
Number send the sequence control module to；The sequence control module sets the analog signal to receive the excellent of the analog-to-digital conversion
First level, the analog-digital converter performs conversion according to the priority to the analog signal of respective type.
Fig. 5 is 3 monitoring passage analog-to-digital conversion timing diagrams for not performing denoising.With reference to Fig. 1, Fig. 2,3 monitorings are logical
The priority in road is set to：Electric current, voltage, temperature.The result of monitoring passage will terminate in all monitoring passage analog-to-digital conversions
Update simultaneously into analog-digital conversion result register afterwards.In the present embodiment, the order of sampling is monitoring passage 2, monitors passage
1, passage 3 is monitored, and analog-digital conversion result data update analog-digital conversion result after 3 conversions for monitoring passage all terminate and posted
In storage.
In a preferred embodiment, in step S4, analog-digital converter is carried out before analog-to-digital conversion, the analog-to-digital conversion control
6th configuration signal of the setting analog-to-digital conversion pattern that register reception/storage host is sent, and configure signal by the described 6th
Send the sequence control module to；The sequence control module controls the analog-digital converter to carry out single or continuous conversion.
For the configuration operation of analog-digital converter single conversion, the operation that A/D converter controller completes once to change in analog-digital converter
Afterwards, digital-to-analogue conversion will not be enabled, untill main frame next time effectively pass on by configuration signal.
In a preferred embodiment, in step S4, the analog-digital converter is believed the simulation for receiving analog-to-digital conversion
Number carry out parallel or 16 point samplings at 8 points, and carry out average filter processing；
Described parallel 8 points or 16 point samplings are carried out according to priority, i.e., elder generation is in order to receiving the simulation of analog-to-digital conversion
The unified sampling for carrying out at first point of signal, then the unified sampling for carrying out second point, until the end that last point is sampled；When certain
After the completion of 8 points of analoglike signal or 16 point samplings, analog-digital converter starts to perform the average filter to such analog signal.
Fig. 6 is that parallel 8 points 2 average passages enable data renewal timing diagram.The monitoring passage selected by MUX,
Analog-digital converter can be sampled and changed 8 times to each respectively, then done 8 average computations of each monitoring passage, obtained
Accurate analog result after average filter denoising.Each monitoring passage is that priority good according to the rules carries out single-point sampling
And conversion.In this example, priority is defined as：Passage 2 is monitored, passage 3 is monitored；In the design of existing serial samples, only work as prison
8 point samplings and average filter of survey passage 2 just start to do 8 point samplings and average filter of monitoring passage 3 after terminating, and monitoring is logical
The analog-digital conversion result register of road 2 and monitoring passage 3 is effectively updated later in respective filter result.And institute of the present invention
The method stated, the sampling of monitoring passage 2 and monitoring passage 3 is carried out parallel, a point of being sampled to monitoring passage 2, to monitoring
Passage 3 is also sampled a point, only after the last point conversion end of last monitoring passage, can just obtain 2 monitorings
8 points of average value of passage, " monitoring passage 3 analog-digital conversion result register " and " monitoring passage 3 can be at this time updated simultaneously
Analog-digital conversion result register ".16 points be averaged is average similar with 8 points.16 points averagely need analog-digital converter to each prison
Survey after channel sample and conversion 16 times, can just obtain at 16 points and be averaged.
In a preferred embodiment, the coming into force for signal that be currently configured sent to main frame makes condition limitation：Only work as master
The nearest configuration signal that machine control register is sent is performed completion, or the enabling pulse sent in host computer control register
When producing rising edge, what main frame was sent, which is currently configured signal, to come into force.
Fig. 7 is analog-digital converter controller config update timing diagram.Main frame can dynamically update A/D converter controller
Configuration, but the configuration rising edge only enabled in A/D converter controller of A/D converter controller or the behaviour being currently configured
Work just receives the new configuration of main frame after terminating.In the figure 7, it is configured with altogether 6 times, but A/D converter controller is effectively matched somebody with somebody
Put only configuration 2 and the others of configuration 5. are configured several times：Configuration 1, configuration 3, configuration 4 and configuration 6 are all invalid.
The above-mentioned various embodiments enumerated, under the premise of reconcilable, can be mutually combined implementation, those skilled in the art
The foundation being combined to the technical characteristic in not be the same as Example can be used as with reference to accompanying drawing and the explanation to embodiment above.
It is pointed out that the foregoing is merely illustrative of the preferred embodiments of the present invention, it is not intended to limit the invention, it is all
Within the spirit and principles in the present invention, any modification, equivalent substitution and improvements made etc., should be included in the guarantor of the present invention
Within the scope of shield.
Claims (9)
1. a kind of analog signal monitoring system, including analog-digital converter, register group and main frame, it is characterised in that：
The monitoring system also includes MUX and A/D converter controller；
The MUX is used to provide more than two monitoring passages, and makes monitored analog signal selectively defeated
It is sent in the analog-digital converter；
The A/D converter controller includes sequence control module, and the sequence control module is used to control the MUX
For the sampling of the selection of analog signal, and the control analog-digital converter；The register group is deposited including host computer control
Device and analog-digital conversion result register；
The host computer control register is used to receive/the configuration information that sends of storage host, and the configuration information is delivered to
The sequence control module；
The analog-digital conversion result register is used to store the information of analog-to-digital conversion output and read for main frame.
2. monitoring system according to claim 1, it is characterised in that：
The A/D converter controller also includes filtering control module；The filtering control module is used to export analog-digital converter
Signal carry out denoising；
The host computer control register includes channel control register and analog-to-digital conversion control register；The passage control is posted
Storage is used to receiving/the first configuration signal that selection is carried out for monitoring passage for sending of storage host, and described first is matched somebody with somebody
Confidence number sends the sequence control module to；
The analog-to-digital conversion control register reception/enable that storage host is sent/does not enable the second configuration of analog-digital converter
Signal, and send the described second configuration signal to the sequence control module；
3rd configuration signal of the setting sample mode that the analog-to-digital conversion control register reception/storage host is sent, and will
The 3rd configuration signal sends the sequence control module to；
What the analog-to-digital conversion control register reception/storage host was sent performs the 4th configuration signal of denoising operation, and will
The 4th configuration signal sends the filtering control module to.
3. monitoring system according to claim 2, it is characterised in that：
The analog-digital conversion result register includes multiple Channel-shifted result registers；The Channel-shifted result register with
The monitoring passage is corresponded.
4. monitoring system according to claim 2, it is characterised in that：
The denoising includes carrying out average value filtering processing to signal.
5. the analog signal monitoring method of monitoring system described in a kind of use claim 3, it is characterised in that：
Comprise the following steps：
S1：Analog signals more than two classes is received by the MUX, every analoglike signal is individually entered an institute
State monitoring passage and be monitored；
S2：Main frame sends the first configuration signal, and the channel control register receives, stores the first configuration signal, and will
The first configuration signal sends the sequence control module to；
S3：The sequence control module controls the MUX to make a choice the analog signal, makes at least two classes
Analog signal is inputted to the analog-digital converter by the monitoring passage；
S4：The analog-digital converter carries out analog-to-digital conversion, and result is exported to the mould through the filtering control module
Number conversion and control register, is respectively stored in corresponding Channel-shifted result register per the result of analoglike signal；
S5：The information that main frame is stored to the Channel-shifted result register is read out.
6. analog signal monitoring method as claimed in claim 5, it is characterised in that：
In step S4, analog-digital converter is carried out before analog-to-digital conversion, and the analog-to-digital conversion control register reception/storage host is sent
Setting analog-to-digital conversion priority the 5th configuration signal, and by the described 5th configuration signal send the sequence control mould to
Block；The sequence control module sets the priority of the analog signal receiving analog-to-digital conversion, the analog-digital converter root
Conversion is performed to the analog signal of respective type according to the priority.
7. analog signal monitoring method as claimed in claim 5, it is characterised in that：
In step S4, analog-digital converter is carried out before analog-to-digital conversion, and the analog-to-digital conversion control register reception/storage host is sent
Setting analog-to-digital conversion pattern the 6th configuration signal, and by the described 6th configuration signal send the sequence control module to；
The sequence control module controls the analog-digital converter to carry out single or continuous conversion.
8. analog signal monitoring method as claimed in claim 5, it is characterised in that：
In step S4, the analog-digital converter carries out parallel 8 points or 16 points to the analog signal for receiving analog-to-digital conversion and adopted
Sample, and carry out average filter processing；
Described parallel 8 points or 16 point samplings are carried out according to priority, i.e., elder generation is in order to receiving the analog signal of analog-to-digital conversion
The unified sampling for carrying out at first point, then the unified sampling for carrying out second point, until the end that last point is sampled；When certain class mould
Intend after the completion of 8 points of signal or 16 point samplings, analog-digital converter starts to perform the average filter to such analog signal.
9. analog signal monitoring method as claimed in claim 5, it is characterised in that：
The coming into force for signal that be currently configured sent to main frame makes condition limitation：Only when host computer control register send nearest one
Individual configuration signal is performed completion, or when the enabling pulse that host computer control register is sent produces rising edge, main frame is sent
Be currently configured signal and can come into force.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710236725.4A CN107014432B (en) | 2017-04-12 | 2017-04-12 | A kind of analog signal monitoring system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710236725.4A CN107014432B (en) | 2017-04-12 | 2017-04-12 | A kind of analog signal monitoring system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107014432A true CN107014432A (en) | 2017-08-04 |
| CN107014432B CN107014432B (en) | 2019-08-23 |
Family
ID=59446080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710236725.4A Active CN107014432B (en) | 2017-04-12 | 2017-04-12 | A kind of analog signal monitoring system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107014432B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108897264A (en) * | 2018-09-27 | 2018-11-27 | 浙江大学 | Analog-digital converter control device applied widely for general-purpose system chip |
| CN109596173A (en) * | 2018-12-11 | 2019-04-09 | 武汉市工程科学技术研究院 | The building safety monitoring information collecting device and method of time-sharing multiplex |
| CN109752986A (en) * | 2017-11-08 | 2019-05-14 | 南京天擎汽车电子有限公司 | Sampling control method and sampling control mechanism, electronic equipment and storage medium |
| CN115865092A (en) * | 2023-03-02 | 2023-03-28 | 广东华芯微特集成电路有限公司 | Analog-digital conversion controller, control method and system |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5005142A (en) * | 1987-01-30 | 1991-04-02 | Westinghouse Electric Corp. | Smart sensor system for diagnostic monitoring |
| CN1746838A (en) * | 2005-10-17 | 2006-03-15 | 张金贵 | Sampling method and system for multi-channel analog signal |
| CN201221954Y (en) * | 2008-05-28 | 2009-04-15 | 四川清和科技有限公司 | Multifunctional on-line monitoring instrument |
| CN102065254A (en) * | 2009-11-17 | 2011-05-18 | 无锡华润矽科微电子有限公司 | Multichannel signal acquisition and conversion method and circuit |
| US9397684B1 (en) * | 2015-01-16 | 2016-07-19 | Infineon Technologies Austria Ag | Analog to digital converter circuits and methods of operation thereof |
| CN105790763A (en) * | 2014-12-21 | 2016-07-20 | 哈尔滨智晟天诚科技开发有限公司 | Six-channel analog to digital conversion module based on PC104 bus |
| CN205485463U (en) * | 2016-02-01 | 2016-08-17 | 成都科创谷科技有限公司 | Video analog signal sample and hold treatment circuit |
-
2017
- 2017-04-12 CN CN201710236725.4A patent/CN107014432B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5005142A (en) * | 1987-01-30 | 1991-04-02 | Westinghouse Electric Corp. | Smart sensor system for diagnostic monitoring |
| CN1746838A (en) * | 2005-10-17 | 2006-03-15 | 张金贵 | Sampling method and system for multi-channel analog signal |
| CN201221954Y (en) * | 2008-05-28 | 2009-04-15 | 四川清和科技有限公司 | Multifunctional on-line monitoring instrument |
| CN102065254A (en) * | 2009-11-17 | 2011-05-18 | 无锡华润矽科微电子有限公司 | Multichannel signal acquisition and conversion method and circuit |
| CN105790763A (en) * | 2014-12-21 | 2016-07-20 | 哈尔滨智晟天诚科技开发有限公司 | Six-channel analog to digital conversion module based on PC104 bus |
| US9397684B1 (en) * | 2015-01-16 | 2016-07-19 | Infineon Technologies Austria Ag | Analog to digital converter circuits and methods of operation thereof |
| CN205485463U (en) * | 2016-02-01 | 2016-08-17 | 成都科创谷科技有限公司 | Video analog signal sample and hold treatment circuit |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109752986A (en) * | 2017-11-08 | 2019-05-14 | 南京天擎汽车电子有限公司 | Sampling control method and sampling control mechanism, electronic equipment and storage medium |
| CN108897264A (en) * | 2018-09-27 | 2018-11-27 | 浙江大学 | Analog-digital converter control device applied widely for general-purpose system chip |
| CN108897264B (en) * | 2018-09-27 | 2020-06-16 | 浙江大学 | Analog-digital converter control device for general system chip |
| CN109596173A (en) * | 2018-12-11 | 2019-04-09 | 武汉市工程科学技术研究院 | The building safety monitoring information collecting device and method of time-sharing multiplex |
| CN115865092A (en) * | 2023-03-02 | 2023-03-28 | 广东华芯微特集成电路有限公司 | Analog-digital conversion controller, control method and system |
| CN115865092B (en) * | 2023-03-02 | 2023-04-28 | 广东华芯微特集成电路有限公司 | Analog-to-digital conversion controller, control method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107014432B (en) | 2019-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107014432A (en) | A kind of analog signal monitoring system and method | |
| CN102832914B (en) | A kind of digital pulse width modulator circuit | |
| CN102158392B (en) | Method for telemetering of advanced orbiting system (AOS) of distributed framework satellite | |
| CN107145468A (en) | Signal generating and reading device and control method | |
| CN105607021A (en) | Magnetic resonance spectrometer | |
| CN105426299A (en) | Workflow technology-based testing data real-time interpretation system | |
| CN102680757A (en) | Multi-channel digital signal isolation, conditioning and acquisition device | |
| CN107782964A (en) | Alternative output pulse signal frequency and measuring system, the measuring method counted | |
| CN108958225A (en) | Npp safety grade DCS platform intergration test device | |
| CN109375146B (en) | Supplementary collection method and system for electricity consumption data and terminal equipment | |
| CN106357253A (en) | PWM (pulse width modulation) pulse signal generating circuit | |
| CN104615048B (en) | A kind of AD acquisition methods and device | |
| CN108039890A (en) | A kind of SAR ADC circuit and D conversion method | |
| CN207718361U (en) | PCM signal harvester and system | |
| CN103401734B (en) | The method and apparatus of the signal quality debugging of high speed data bus | |
| CN204856469U (en) | General signal acquisition driver | |
| CN101764614B (en) | V-shaped sampling method of AD converter based on FPGA | |
| CN108010301B (en) | A kind of digital transformer substation electric energy quality monitoring system and method | |
| CN206461580U (en) | Digital filtering equipment | |
| CN101198206B (en) | Data acquiring and control circuit for radiation imaging and method thereof | |
| CN103616563B (en) | A kind of open type spectrometer receiving channel extension system | |
| CN209656783U (en) | A kind of parallel processing unit and fast frequency scanning means of rattling | |
| CN106647435A (en) | Multichannel data sampling method, system and device | |
| CN109541292A (en) | A kind of data acquisition system | |
| CN106771539A (en) | A kind of method for designing of the high-speed AD acquisition based on FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |