CN106873273A - 阵列基板及其分区驱动方法、显示模组和显示装置 - Google Patents
阵列基板及其分区驱动方法、显示模组和显示装置 Download PDFInfo
- Publication number
- CN106873273A CN106873273A CN201710099347.XA CN201710099347A CN106873273A CN 106873273 A CN106873273 A CN 106873273A CN 201710099347 A CN201710099347 A CN 201710099347A CN 106873273 A CN106873273 A CN 106873273A
- Authority
- CN
- China
- Prior art keywords
- array substrate
- gate
- gate electrode
- voltage
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 15
- 239000010409 thin film Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims description 70
- 238000005192 partition Methods 0.000 claims description 46
- 239000010410 layer Substances 0.000 claims description 24
- 239000011521 glass Substances 0.000 claims description 8
- 239000011241 protective layer Substances 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 3
- 238000007323 disproportionation reaction Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78636—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with supplementary region or layer for improving the flatness of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0202—Addressing of scan or signal lines
- G09G2310/0221—Addressing of scan or signal lines with use of split matrices
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0686—Adjustment of display parameters with two or more screen areas displaying information with different brightness or colours
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/028—Generation of voltages supplied to electrode drivers in a matrix display other than LCD
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Nonlinear Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Geometry (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
本发明提供的阵列基板及其分区驱动方法、显示模组和显示装置,该阵列基板的显示区域包括至少两个分区;阵列基板包括第二栅电极和第一栅电极;在按正常时序向各个第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。本发明提供的阵列基板,其实现面板分区驱动的方式更简单,而且可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均的风险。
Description
技术领域
本发明涉及显示装置加工技术领域,具体地,涉及一种阵列基板及其分区驱动方法、显示模组和显示装置。
背景技术
薄膜晶体管(Thin-film transistor,简称TFT)是场效应晶体管的种类之一,其包括源极(Source Electrode)、漏极(Drain Electrode)和有源区(Active Area),其中,源极与数据线(Data Line)相连;漏极与像素电极相连;栅极与栅线(Gate Line)相连;有源区由半导体材料构成,其通常为非晶硅、多晶硅、金属氧化物半导体等。
在实际应用中,为了降低显示面板的功耗,可以对显示面板的分辨率以及刷新频率进行分区控制,例如,可以将人眼关注的区域以正常的分辨率和刷新频率显示,而其余区域则降低分辨率和刷新频率显示。如图1所示,为现有的一种阵列基板的分区示意图。将阵列基板的显示区域划分为3×3个分区即,第一分区1~第九分区9,与之相对应的,按照分区将同一行的栅线断开成三段,例如将栅线10分成三个分段(101、102、103),并利用三组GOA(Gate Driver on Array,阵列基板行驱动)电路11独立控制。
但是,由于上述阵列基板额外增设了一组GOA电路11,并且还需要增加第五分区5与GOA输出端之间的跨线连接,这不仅增加了工艺难度和面板设计的复杂度,导致成本增加,而且很容易在各个分区的栅线之间产生延迟差异,从而造成了区域亮度不均(blogmura)。
发明内容
本发明旨在至少解决现有技术中存在的技术问题之一,提出了一种阵列基板及其分区驱动方法、显示模组和显示装置,其不仅实现面板分区驱动的方式更简单,而且可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均(blogmura)的风险。
为实现本发明的目的而提供一种阵列基板,所述阵列基板的显示区域包括至少两个分区;所述阵列基板包括栅驱动单元、第一栅电极和第二栅电极;
所述栅驱动单元用于在按正常时序向各个所述第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有所述第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。
优选的,所述栅驱动单元包括第一栅线和第二栅线,其中,
所述第一栅电极与第一栅线连接;
所述第二栅线的数量与所述分区的数量相对应,且各个所述第二栅线分别与对应分区内的所有所述第二栅电极连接。
优选的,所述栅驱动单元还包括第一驱动电路和第二驱动电路,其中,
所述第一驱动电路设置在所述阵列基板的显示面板两侧或一侧,用于按正常时序向各个所述第一栅电极输入所述第一电压;
所述第二驱动电路集成在外接的集成电路中,用于选择性地向位于其中至少一个分区内的所有所述第二栅电极输入所述第二电压。
优选的,所述阵列基板还包括玻璃基板、栅绝缘层、有源层、源漏电极层和保护层;
所述玻璃基板、所述第一栅电极、所述栅绝缘层、所述有源层、所述源漏电极层、所述保护层和所述第二栅电极由下而上依次设置;或者,
所述玻璃基板、所述第二栅电极、所述栅绝缘层、所述有源层、所述源漏电极层、所述保护层和所述第一栅电极由下而上依次设置。
优选的,所述第一栅电极和第二栅电极均采用透明导电材料制作。
优选的,所述阵列基板的显示区域包括九个分区,且以3×3的行列数阵列分布。
作为另一个技术方案,本发明还提供一种显示模组,包括阵列基板,所述阵列基板采用本发明提供的上述阵列基板。
作为另一个技术方案,本发明还提供一种显示装置,包括显示模组,所述显示模组采用本发明提供的上述显示模组。
作为另一个技术方案,本发明还提供一种显阵列基板的分区驱动方法,所述阵列基板的显示区域包括至少两个分区,所述阵列基板包括第二栅电极和第一栅电极;所述分区驱动方法包括:
在按正常时序向各个所述第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有所述第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。
本发明具有以下有益效果:
本发明提供的阵列基板及其分区驱动方法、显示模组和显示装置的技术方案中,在阵列基板中设置双栅电极,即,第一栅电极和第二栅电极。并且,借助栅驱动单元在按正常时序向各个第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压,从而实现对显示面板的分辨率以及刷新频率进行分区控制。由于无需增设GOA电路及跨线连接的设置,从而不仅实现面板分区驱动的方式更简单,而且无需对栅线进行分段,从而可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均(blog mura)的风险。
附图说明
图1为现有的一种阵列基板的分区示意图;
图2为本发明实施例提供的阵列基板的分区示意图;
图3为本发明实施例提供的阵列基板的结构图。
具体实施方式
为使本领域的技术人员更好地理解本发明的技术方案,下面结合附图来对本发明提供的阵列基板及其分区驱动方法、显示模组和显示装置进行详细描述。
本发明提供的阵列基板,其显示区域包括至少两个分区。该阵列基板包括栅驱动单元、第二栅电极和第一栅电极。该栅驱动单元在按正常时序向各个第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。所谓正常时序,是指轮流控制各行或各列薄膜晶体管打开的一种控制时序。
当向栅极输入上述第一电压时,有源区导电,源极与漏极导通,此时薄膜晶体管打开,可将数据线信号传递到像素电极上;反之,当向栅极输入上述第二电压时,有源区不导电,源极与漏极断开,此时薄膜晶体管关断,数据线信号被阻断。在实际应用中,对于n型薄膜晶体管,上述第一电压为第一电压;上述第二电压为第二电压或者电压为零。
基于该原理,本发明提供的阵列基板,其通过设置双栅电极,即,第一栅电极和第二栅电极。其中,栅驱动单元按正常时序向各个第一栅电极输入第一电压;同时,选择性地向位于其中至少一个分区内的所有第二栅电极输入第二电压,被输入第二电压的第二栅电极所在的分区中数据线信号被阻断,而其余分区中数据线信号按正常时序刷新,从而实现对显示面板的分辨率以及刷新频率进行分区控制。由于无需增设GOA电路及跨线连接的设置,从而实现面板分区驱动的方式更简单,而且无需对栅线进行分段,从而可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均(blog mura)的风险。
下面对本提供的阵列基板的具体实施方式进行详细描述。具体地,图2为本发明实施例提供的阵列基板的分区示意图。图3为本发明实施例提供的阵列基板的结构图。请一并参阅图2和图3,在本实施例中,阵列基板由下而上依次包括玻璃基板14、第一栅电极15、栅绝缘层16、有源层17、源极层18、保护层19和第二栅电极20。其中,第一栅电极15和第二栅电极20均可以采用透明导电材料制作。
当栅驱动单元向各个第一栅电极15输入第一电压时,薄膜晶体管打开,若此时栅驱动单元向与该薄膜晶体管相连的第二栅电极20输入第二电压,可以使薄膜晶体管的截止电压正向漂移至10V以上,从而使薄膜晶体管关断。由此,被输入第二电压的第二栅电极20所在的分区中的所有的薄膜晶体管关断,数据线信号被阻断,而其余分区中数据线信号按正常时序刷新,从而实现对显示面板的分辨率以及刷新频率进行分区控制。当然,在实际应用中,第一栅电极15和第二栅电极20的位置还可以互换,即,玻璃基板14、第二栅电极20、栅绝缘层16、有源层17、源极层18、保护层19和第一栅电极15由下而上依次设置。
在本实施例中,如图2所示,阵列基板的显示区域被划分为9个分区,且以3×3的行列数呈矩形阵列分布,即,第一分区1~第九分区9。而且,栅驱动单元还包括第二栅线、第一栅线121、第一驱动电路122和第二驱动电路(图中未示出),其中,第一栅电极与第一栅线121连接;第二栅线的数量与分区的数量相对应,均为9个,且各个第二栅线(131~139)一一对应地与各个分区(第一分区1~第九分区9)内的所有第二栅电极连接。第一驱动电路122设置在阵列基板的显示面板两侧或一侧,用于按正常时序向各个第一栅电极输入第一电压。第二驱动电路集成在外接的集成电路(IC电路)中,用于选择性地向位于其中至少一个分区内的所有第二栅电极输入第二电压,以关断或者打开该分区内的所有薄膜晶体管。在实际应用中,可以根据具体情况设定分区的数量和方式,本发明对此没有特别的限制。
由上可知,与现有技术相比,本发明实施例提供的阵列基板,其无需增设GOA电路及跨线连接的设置,从而实现面板分区驱动的方式更简单,而且无需对栅线进行分段,从而可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均(blog mura)的风险。
作为另一个技术方案,本发明实施例还提供一种显示模组,包括阵列基板,该阵列基板采用了本发明实施例提供的上述阵列基板。
本发明实施例提供的显示模组,其通过采用本发明实施例提供的上述阵列基板,不仅实现面板分区驱动的方式更简单,而且可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均的风险。
作为另一个技术方案,本发明实施例还提供一种显示装置,包括显示模组,该阵列基板采用本发明实施例提供的上述显示模组。
本发明实施例提供的显示装置,其通过采用本发明实施例提供的上述显示模组,不仅实现面板分区驱动的方式更简单,而且可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均的风险。
作为另一个技术方案,本发明实施例还提供一种阵列基板的分区驱动方法,该阵列基板的显示区域包括至少两个分区。该阵列基板包括第二栅电极和第一栅电极,其具体结构如图3所示,由于在上述实施例中已有了详细描述,在此不再赘述。
阵列基板的分区驱动方法包括:
在按正常时序向各个第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。
本发明实施例提供的阵列基板的分区驱动方法,其在实现对显示面板的分辨率以及刷新频率进行分区控制的同时,无需增设GOA电路及跨线连接的设置,从而实现面板分区驱动的方式更简单,而且无需对栅线进行分段,从而可以改善在各个分区的栅线之间产生延迟差异的情况,进而降低了产生区域亮度不均的风险。
可以理解的是,以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式,然而本发明并不局限于此。对于本领域内的普通技术人员而言,在不脱离本发明的精神和实质的情况下,可以做出各种变型和改进,这些变型和改进也视为本发明的保护范围。
Claims (9)
1.一种阵列基板,所述阵列基板的显示区域包括至少两个分区;其特征在于,所述阵列基板包括栅驱动单元、第一栅电极和第二栅电极;
所述栅驱动单元用于在按正常时序向各个所述第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有所述第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。
2.根据权利要求1所述的阵列基板,其特征在于,所述栅驱动单元包括第一栅线和第二栅线,其中,
所述第一栅电极与第一栅线连接;
所述第二栅线的数量与所述分区的数量相对应,且各个所述第二栅线分别与对应分区内的所有所述第二栅电极连接。
3.根据权利要求1或2所述的阵列基板,其特征在于,所述栅驱动单元还包括第一驱动电路和第二驱动电路,其中,
所述第一驱动电路设置在所述阵列基板的显示面板两侧或一侧,用于按正常时序向各个所述第一栅电极输入所述第一电压;
所述第二驱动电路集成在外接的集成电路中,用于选择性地向位于其中至少一个分区内的所有所述第二栅电极输入所述第二电压。
4.根据权利要求1或2所述的阵列基板,其特征在于,所述阵列基板还包括玻璃基板、栅绝缘层、有源层、源漏电极层和保护层;
所述玻璃基板、所述第一栅电极、所述栅绝缘层、所述有源层、所述源漏电极层、所述保护层和所述第二栅电极由下而上依次设置;或者,
所述玻璃基板、所述第二栅电极、所述栅绝缘层、所述有源层、所述源漏电极层、所述保护层和所述第一栅电极由下而上依次设置。
5.根据权利要求4所述的阵列基板,其特征在于,所述第一栅电极和第二栅电极均采用透明导电材料制作。
6.根据权利要求1或2所述的阵列基板,其特征在于,所述阵列基板的显示区域包括九个分区,且以3×3的行列数阵列分布。
7.一种显示模组,包括阵列基板,其特征在于,所述阵列基板采用权利要求1-6任意一项所述的阵列基板。
8.一种显示装置,包括显示模组,其特征在于,所述显示模组采用权利要求7所述的显示模组。
9.一种阵列基板的分区驱动方法,所述阵列基板的显示区域包括至少两个分区,其特征在于,所述阵列基板包括第二栅电极和第一栅电极;所述分区驱动方法包括:
在按正常时序向各个所述第一栅电极输入可打开薄膜晶体管的第一电压的同时,选择性地向位于其中至少一个分区内的所有所述第二栅电极输入可关断或者打开该分区内的所有薄膜晶体管的第二电压。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710099347.XA CN106873273B (zh) | 2017-02-23 | 2017-02-23 | 阵列基板及其分区驱动方法、显示模组和显示装置 |
US15/712,429 US20180240393A1 (en) | 2017-02-23 | 2017-09-22 | Array substrate, method for partitioned driving thereof, display circuit and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710099347.XA CN106873273B (zh) | 2017-02-23 | 2017-02-23 | 阵列基板及其分区驱动方法、显示模组和显示装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106873273A true CN106873273A (zh) | 2017-06-20 |
CN106873273B CN106873273B (zh) | 2021-01-29 |
Family
ID=59168634
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710099347.XA Active CN106873273B (zh) | 2017-02-23 | 2017-02-23 | 阵列基板及其分区驱动方法、显示模组和显示装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20180240393A1 (zh) |
CN (1) | CN106873273B (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019061590A1 (zh) * | 2017-09-26 | 2019-04-04 | 武汉华星光电技术有限公司 | 一种阵列基板及显示面板 |
CN111564132A (zh) * | 2020-05-29 | 2020-08-21 | 厦门天马微电子有限公司 | 移位寄存器、显示面板和显示装置 |
CN111952359A (zh) * | 2020-07-03 | 2020-11-17 | 合肥维信诺科技有限公司 | 显示面板及显示设备 |
WO2023206403A1 (zh) * | 2022-04-29 | 2023-11-02 | 京东方科技集团股份有限公司 | 显示面板以及显示装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112309345B (zh) * | 2020-11-13 | 2022-09-09 | 武汉华星光电技术有限公司 | Goa电路、阵列基板和显示面板 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163871A (ja) * | 1983-03-09 | 1984-09-14 | Nec Corp | ダブルゲ−ト型薄膜トランジスタ |
CN101706634A (zh) * | 2009-03-13 | 2010-05-12 | 深超光电(深圳)有限公司 | 具有高开口率的画素设计的布局结构 |
CN101963723A (zh) * | 2009-07-22 | 2011-02-02 | 北京京东方光电科技有限公司 | Tft-lcd阵列基板及其制造方法 |
CN102844806A (zh) * | 2009-12-28 | 2012-12-26 | 株式会社半导体能源研究所 | 液晶显示装置及电子设备 |
CN104821339A (zh) * | 2015-05-11 | 2015-08-05 | 京东方科技集团股份有限公司 | Tft及制作方法、阵列基板及制作驱动方法、显示装置 |
CN104934005A (zh) * | 2015-07-01 | 2015-09-23 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
-
2017
- 2017-02-23 CN CN201710099347.XA patent/CN106873273B/zh active Active
- 2017-09-22 US US15/712,429 patent/US20180240393A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163871A (ja) * | 1983-03-09 | 1984-09-14 | Nec Corp | ダブルゲ−ト型薄膜トランジスタ |
CN101706634A (zh) * | 2009-03-13 | 2010-05-12 | 深超光电(深圳)有限公司 | 具有高开口率的画素设计的布局结构 |
CN101963723A (zh) * | 2009-07-22 | 2011-02-02 | 北京京东方光电科技有限公司 | Tft-lcd阵列基板及其制造方法 |
CN102844806A (zh) * | 2009-12-28 | 2012-12-26 | 株式会社半导体能源研究所 | 液晶显示装置及电子设备 |
CN104821339A (zh) * | 2015-05-11 | 2015-08-05 | 京东方科技集团股份有限公司 | Tft及制作方法、阵列基板及制作驱动方法、显示装置 |
CN104934005A (zh) * | 2015-07-01 | 2015-09-23 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019061590A1 (zh) * | 2017-09-26 | 2019-04-04 | 武汉华星光电技术有限公司 | 一种阵列基板及显示面板 |
US10366667B2 (en) | 2017-09-26 | 2019-07-30 | Wuhan China Star Optoelectronics Technology Co., Ltd | Array substrate and display panel |
CN111564132A (zh) * | 2020-05-29 | 2020-08-21 | 厦门天马微电子有限公司 | 移位寄存器、显示面板和显示装置 |
CN111952359A (zh) * | 2020-07-03 | 2020-11-17 | 合肥维信诺科技有限公司 | 显示面板及显示设备 |
CN111952359B (zh) * | 2020-07-03 | 2023-03-31 | 合肥维信诺科技有限公司 | 显示面板及显示设备 |
WO2023206403A1 (zh) * | 2022-04-29 | 2023-11-02 | 京东方科技集团股份有限公司 | 显示面板以及显示装置 |
Also Published As
Publication number | Publication date |
---|---|
CN106873273B (zh) | 2021-01-29 |
US20180240393A1 (en) | 2018-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106873273B (zh) | 阵列基板及其分区驱动方法、显示模组和显示装置 | |
US10140940B2 (en) | Display device | |
US9653494B2 (en) | Array substrate, display panel and display apparatus | |
JP6332953B2 (ja) | アレイ基板およびその駆動制御方法並びに表示装置 | |
US20180268768A1 (en) | Gate driver on array driving circuit and lcd device | |
US9568786B2 (en) | Array substrate with multiple common lines, liquid crystal display and control method thereof | |
JP5059471B2 (ja) | 表示装置 | |
JP2002357850A (ja) | アクティブマトリクスデバイスおよびディスプレイ | |
US9886888B2 (en) | Electronic paper display device and driving method | |
US10650769B2 (en) | Display substrate, driving method thereof, display panel | |
WO2017031944A1 (zh) | 像素单元驱动电路、驱动方法和显示装置 | |
US20210110781A1 (en) | Active matrix substrate and a display device | |
CN109523965B (zh) | 驱动电路、显示面板的驱动电路及显示装置 | |
US8742424B2 (en) | Shift register and display apparatus | |
TW508555B (en) | Active matrix type liquid crystal display device, its manufacture and its driving method | |
US10147360B2 (en) | Rugged display device architecture | |
JP4022990B2 (ja) | アクティブマトリクス型液晶表示装置 | |
CN107731192B (zh) | 液晶显示器的驱动系统及液晶显示器的驱动方法 | |
US8907882B2 (en) | Gate signal line drive circuit and display device | |
US20210358364A1 (en) | Array substrate and method of driving the same, and display device | |
KR100801416B1 (ko) | 액정표시장치의 게이트 라인 및 데이터 라인 공유 회로 및이의 구동방법 | |
US9673334B2 (en) | Low temperature poly silicon thin film transistors (LTPS TFTs) and TFT substrates | |
US9664970B2 (en) | LCD panel wherein TFT units to mitigate gate signal delay are disposed opposite to the gate driver and connected to individual gate lines | |
WO2019104822A1 (zh) | 一种显示面板及其制造方法和控制方法 | |
KR20060083714A (ko) | 액정 표시 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |