CN106784222A - A kind of modified power semiconductor devices and preparation method thereof - Google Patents
A kind of modified power semiconductor devices and preparation method thereof Download PDFInfo
- Publication number
- CN106784222A CN106784222A CN201710007826.4A CN201710007826A CN106784222A CN 106784222 A CN106784222 A CN 106784222A CN 201710007826 A CN201710007826 A CN 201710007826A CN 106784222 A CN106784222 A CN 106784222A
- Authority
- CN
- China
- Prior art keywords
- source region
- power semiconductor
- semiconductor devices
- modified power
- polysilicon gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 38
- 238000002360 preparation method Methods 0.000 title claims abstract description 13
- 230000001413 cellular effect Effects 0.000 claims abstract description 44
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 38
- 229920005591 polysilicon Polymers 0.000 claims abstract description 38
- 238000009826 distribution Methods 0.000 claims abstract description 26
- 238000000034 method Methods 0.000 claims abstract description 23
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 7
- 238000005530 etching Methods 0.000 claims description 9
- 230000003247 decreasing effect Effects 0.000 claims description 6
- 230000008569 process Effects 0.000 abstract description 16
- 230000036039 immunity Effects 0.000 abstract description 8
- 239000002184 metal Substances 0.000 abstract description 7
- 238000011982 device technology Methods 0.000 abstract description 2
- 239000000758 substrate Substances 0.000 description 12
- 239000007789 gas Substances 0.000 description 10
- 238000002347 injection Methods 0.000 description 10
- 239000007924 injection Substances 0.000 description 10
- CPELXLSAUQHCOX-UHFFFAOYSA-N Hydrogen bromide Chemical compound Br CPELXLSAUQHCOX-UHFFFAOYSA-N 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 7
- 230000005669 field effect Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 230000031709 bromination Effects 0.000 description 4
- 238000005893 bromination reaction Methods 0.000 description 4
- 229910052739 hydrogen Inorganic materials 0.000 description 4
- 239000001257 hydrogen Substances 0.000 description 4
- 229910000042 hydrogen bromide Inorganic materials 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 229910052736 halogen Inorganic materials 0.000 description 2
- 150000002367 halogens Chemical class 0.000 description 2
- 150000002431 hydrogen Chemical class 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000024241 parasitism Effects 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
The invention belongs to semiconductor power device technology field, there is provided a kind of modified power semiconductor devices and preparation method thereof.Modified power semiconductor devices includes multiple cellular MOS devices, and the source region that the polysilicon gate of cellular MOS device has inclined side wall, cellular MOS device has the concentration distribution of gradient type；Cause that angle increases with the distance of source region metal on polysilicon gate, reduces the well region lateral resistance under grid, source short-circuit failure rate and polysilicon gate by the inclination of polysilicon gate side wall, improve the latch-up immunity of device；Simultaneously, the concentration distribution of the gradient type of source region formation is disposably injected by element, reduce the phenomenon that hole current forms current crowding in source region and well region depletion region corner while process simplification, it is to avoid cause the situation of device failure to occur due to current convergence.
Description
Technical field
The invention belongs to semiconductor power device technology field, more particularly to a kind of modified power semiconductor devices and its
Preparation method.
Background technology
In electronic technology field, used as critical component, its characteristic is to the realization of systematic function and changes for power semiconductor
It is kind to play vital effect.Presently used power device is mainly MOSFET (Metal-Oxide-Semiconductor
Field-Effect Transistor, Metal-Oxide Semiconductor field-effect transistor) and IGBT (Insulated Gate
Bipolar Transistor, insulated gate bipolar transistor).Wherein, IGBT is that heavy current, high-voltage applications and fast terminal set
The natural evolution of standby vertical power MOSFET.
MOSFET and IGBT carries out the control of on off state by grid voltage, when grid voltage exceedes specified cut-in voltage
When, device is tended to remain on；Due to there is P-N-P-N four-layer structures in IGBT internal structures, this can cause device inside
Parasitic thyristor occurs surprisingly to turn on phenomenon when device works, i.e., so-called latch-up, now the parasitism crystalline substance lock of device inside
Pipe is turned on, it is impossible to again by grid voltage come switch-off power device.Wherein, the Dynamic latch of IGBT is that occur to be switched in IGBT
The breech lock of journey.IGBT stores substantial amounts of carrier electric charge in N- drift regions when conducting, when gate channel is turned off suddenly,
Depletion region rapid can extend in drift region, and originally the electronics of storage and hole can discharge to both sides respectively.If at this time
Quickly, hole current will be very big for turn-off speed, causes the unlatching of parasitic NPN pipe, and IGBT occurs breech lock, and the generation of breech lock can
The failure of circuit can be caused, or even burn chip, therefore the latch-up immunity of raising IGBT has necessity.
According to the mechanism of IGBT Dynamic latchs, the thinking of anti-breech lock mainly has：One is to reduce switching speed, such as reduce N+
P-body lateral resistances Rb under emitter stage；Two is the quantity for reducing storage hole in IGBT, such as reduce IGBT holes note
Enter efficiency.For above-mentioned thinking, conventional method mainly has in the prior art：One is the distance for reducing contact hole to polysilicon gate.
But because contact hole top is mostly " the rim of a bowl " shape (referring to Fig. 1), easily form leak channel, too small contact with polysilicon gate
Hole is to polysilicon gate distance, or even can increase grid, source short-circuit failure rate.Two is the concentration for increasing P-body, or increases a P+ note
Enter technique.This method is disadvantageous in that, because the p-type concentration that channel region, raceway groove close on area increases, is easily caused device
Cut-in voltage is high and the unstable problem of parameter.Three is to utilize polycrystalline side wall (spacer) structure and twice N+ injection technologies
(referring to Fig. 2).But this method complex process, cost of manufacture is high.
Therefore, the existing method for improving latch-up immunity may increase grid, source short-circuit failure rate, or cause that device is opened
Voltage is opened high unstable with parameter, while there is also complex process, cost of manufacture problem high.
The content of the invention
It is an object of the invention to provide a kind of modified power semiconductor devices and preparation method thereof, it is intended to solve existing
The method of raising latch-up immunity may increase grid, source short-circuit failure rate, or cause device cut-in voltage high and parameter not
Stabilization, while there is also complex process, cost of manufacture problem high.
Present invention aim at a kind of modified power semiconductor devices of offer, including multiple cellular MOS devices, the unit
There is the source region that the polysilicon gate of born of the same parents' MOS device has inclined side wall, the cellular MOS device element disposably to inject formation
The concentration distribution of gradient type.
Another object of the present invention is also resided in and provides a kind of preparation method of modified power semiconductor devices, the improvement
Type power semiconductor includes multiple cellular MOS devices, and methods described is after prepared by the source region of the cellular MOS device
Comprise the steps：Polysilicon gate side wall to the cellular MOS device is performed etching, and makes polysilicon gate side wall be inclined side
Wall；Source region to the cellular MOS device injects element, and there is element disposably to inject to make the source region of the cellular MOS device
The concentration distribution of the gradient type of formation.
The present invention causes that angle increases with the distance of source region metal on polysilicon gate, reduces by the inclination of polysilicon gate side wall
Well region lateral resistance under grid, source short-circuit failure rate and polysilicon gate, improves the latch-up immunity of device；Meanwhile, by unit
The concentration distribution of the gradient type that plain disposable injection source region is formed, reduced while process simplification hole current source region with
Well region depletion region corner forms the phenomenon of current crowding, it is to avoid cause the situation of device failure to send out due to current convergence
It is raw.
Brief description of the drawings
Fig. 1 is a kind of structural representation of power semiconductor that prior art is provided；
Fig. 2 is the structural representation of another power semiconductor that prior art is provided；
Fig. 3 is the structural representation of the modified power semiconductor devices that one embodiment of the present of invention is provided；
Fig. 4 is the flow of the preparation method of the modified power semiconductor devices that an alternative embodiment of the invention is provided
Figure.
Specific embodiment
In order to make the purpose , technical scheme and advantage of the present invention be clearer, it is right below in conjunction with drawings and Examples
The present invention is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, and
It is not used in the restriction present invention.
In the description of the invention, it is to be understood that term " first ", " second " are only used for describing purpose, and can not
It is interpreted as indicating or implying relative importance or the implicit quantity for indicating indicated technical characteristic.Thus, define " the
One ", one or more this feature can be expressed or be implicitly included to the feature of " second ".
As shown in figure 3, one embodiment of the present of invention provides a kind of modified power semiconductor devices, including multiple cellulars
There is MOS device, the source region that the polysilicon gate of cellular MOS device has inclined side wall, cellular MOS device element disposably to inject
The concentration distribution of the gradient type of formation.
In the present embodiment, cellular MOS device can be plane gate type MOSFET (Metal-Oxide-
Semiconductor Field-Effect Transistor, Metal-Oxide Semiconductor field-effect transistor) or plane
The cellular device architecture of grid-type IGBT (Insulated Gate Bipolar Transistor, insulated gate bipolar transistor).
Wherein, cellular MOS device specifically includes anode and metal layer on back (drain electrode) 1, substrate and epitaxial layer 2, well region 3, source region 4, trap
Area's contact 5, polysilicon gate 6 and dielectric layer 7.
In the present embodiment, the concentration distribution of gradient type refers specifically to, when interface both sides have concentration difference, be allowed at interface
Under conditions of element ion is passed freely through, the distribution spatially of the element ion of high concentration side and low concentration side is uniformly to successively decrease
Or incremental concentration distribution state.In embodiment of the present invention concrete application, the concentration distribution of gradient type refers to past from source region 4
The distribution situation that device channel region direction is successively decreased successively；And from source region 4 toward device channel region direction, the concentration distribution of gradient type
Width is in the range of 0.10~0.25 micron.
When IGBT products are turned off, cellular MOS device surface channel is cut off, i.e., electronic current is interrupted.Now well region 3`
Middle remaining hole needs to be extracted totally by source region 4`, and device can just bear reversely pressure-resistant, and otherwise, remaining hole will form sky
Cave electric current, and current convergence phenomenon is formed (as shown in figure 1, dotted line is in figure with the corner of well region 3` depletion regions in source region 4`
Hole current line in device turn off process, it can be seen that current convergence phenomenon), it is easily caused device shut-off and damages.And at this
In embodiment, due in the source region 4 adjacent with cellular MOS device channel region, from source region 4 toward device channel region direction by its element
Concentration reduce successively, equivalent to device all cellulars connect a resistance, using the positive temperature characterisitic of this semiconductor resistor,
Can reduce current convergence phenomenon (as shown in figure 3, in figure dotted line be device turn off process in hole current line, it can be seen that
There is no current convergence phenomenon), the current balance of first intercellular is realized, so as to reduce the generation of partial failure.
In the present embodiment, the element of disposable injection source region 4 can be that the first conduction type element can also be second
Conduction type element.First conduction type element specifically refers to N-type element in the present embodiment, and the second conduction type element is at this
P-type element is specifically referred in embodiment.The selection of the first conduction type element or the second conduction type element it is main according to
The type of cellular MOS device substrate in the actual production of family, when cellular MOS device substrate is P type substrates, then disposable injection
The element of source region 4 is the first conduction type element, i.e. N-type element；When cellular MOS device substrate is N type substrates, then once
Property injection source region 4 element be the second conduction type element, i.e. p-type element.In embodiments of the present invention, by the first conduction type
Element or the second conduction type element are disposably injected in source region 4 so that element injection technology simplerization and high efficiency,
The cost of manufacture of device is decreased simultaneously.
In the present embodiment, the inclined side wall of polysilicon gate 6 is mainly adjusted by polycrystal etching process conditions, changes polysilicon gate
6 side pattern, forms the polycrystalline side wall at inclination angle.The inclination angle of side wall specifically refers to the side wall of polysilicon gate 6 with chip surface
Angle, the inclination angle of side wall can be that unspecified angle value is obtained in the range of 60~80 degree, and the specific selected value at inclination angle can be with root
According to being actually needed for user, changing for inclination angle is realized by the parameter such as pressure or flow for adjusting gas in ion etch process
Become.Wherein, the selection of gas is mainly halogen gas, can be specifically bromination hydrogen.In embodiments of the present invention, adjust from
Sub- etching technics is mainly adjusted by the change that hydrogen bromide gas flow realizes inclination angle, particular by reduction main etching process
In hydrogen bromide gas flow, until fully phasing out bromination hydrogen, the angle at the side wall of polysilicon gate 6 and its inclination angle is adjusted with this
Degree size.
In the present embodiment, due to the inclination of the side wall of polysilicon gate 6 so that angle increases with the distance of the metal of source region 4 on polysilicon gate 6
Plus, so as to reduce the electric leakage between grid and source electrode, reduce grid, the probability of source short-circuit failure；Meanwhile, also cause that source region 4 is contacted
Hole, so as to reduce the lateral resistance of well region 3, can improve the latch-up immunity of device closer to polysilicon gate 6.
As shown in figure 4, modified power semiconductor devices includes multiple cellular MOS devices, in one of the invention implementation
In example, the preparation method of modified power semiconductor devices includes following steps after prepared by the source region 4 of cellular MOS device
Suddenly：
S101：The side wall of polysilicon gate 6 to cellular MOS device is performed etching, and makes the side wall of polysilicon gate 6 be inclined side wall.
In the present embodiment, the inclined side wall of polysilicon gate 6 is mainly adjusted by polycrystal etching process conditions, changes polysilicon gate
6 side pattern, forms the polycrystalline side wall at inclination angle.The inclination angle of side wall specifically refers to the side wall of polysilicon gate 6 with chip surface
Angle, the inclination angle of side wall can be that unspecified angle value is obtained in the range of 60~80 degree, and the specific selected value at inclination angle can be with root
According to being actually needed for user, changing for inclination angle is realized by the parameter such as pressure or flow for adjusting gas in ion etch process
Become.Wherein, the selection of gas is mainly halogen gas, can be specifically bromination hydrogen.In embodiments of the present invention, adjust from
Sub- etching technics is mainly adjusted by the change that hydrogen bromide gas flow realizes inclination angle, particular by reduction main etching process
In hydrogen bromide gas flow, until fully phasing out bromination hydrogen, the angle at the side wall of polysilicon gate 6 and its inclination angle is adjusted with this
Degree size.
In the present embodiment, due to the inclination of the side wall of polysilicon gate 6 so that angle increases with the distance of the metal of source region 4 on polysilicon gate 6
Plus, so as to reduce the electric leakage between grid and source electrode, reduce grid, the probability of source short-circuit failure；Meanwhile, also cause that source region 4 is contacted
Hole, so as to reduce the lateral resistance of well region 3, can improve the latch-up immunity of device closer to polysilicon gate 6.
S102：Source region 4 to cellular MOS device injects element, makes the source region 4 of cellular MOS device and has element disposable
Inject the concentration distribution of the gradient type for being formed.
In the present embodiment, cellular MOS device can be plane gate type MOSFET (Metal-Oxide-
Semiconductor Field-Effect Transistor, Metal-Oxide Semiconductor field-effect transistor) or plane
The cellular device architecture of grid-type IGBT (Insulated Gate Bipolar Transistor, insulated gate bipolar transistor).
Wherein, cellular MOS device specifically include metal layer on back (drain electrode), substrate and epitaxial layer, well region 3, source region 4, well region contact 5,
Polysilicon gate 6 and dielectric layer 7.
In the present embodiment, the concentration distribution of gradient type refers specifically to, when interface both sides have concentration difference, be allowed at interface
Under conditions of element ion is passed freely through, the distribution spatially of the element ion of high concentration side and low concentration side is uniformly to successively decrease
Or incremental concentration distribution state.In embodiment of the present invention concrete application, the concentration distribution of gradient type refers to past from source region 4
The distribution situation that device channel region direction is successively decreased successively；And from source region 4 toward the direction of drain region 5, the width of the concentration distribution of gradient type
In the range of 0.10~0.25 micron.
When IGBT products are turned off, cellular MOS device surface channel is cut off, i.e., electronic current is interrupted.Now well region 3`
Middle remaining hole needs to be extracted totally by source region 4`, and device can just bear reversely pressure-resistant, and otherwise, remaining hole will form sky
Cave electric current, and current convergence phenomenon is formed (as shown in figure 1, dotted line is in figure with the corner of well region 3` depletion regions in source region 4`
Hole current line in device turn off process, it can be seen that current convergence phenomenon), it is easily caused device shut-off and damages.And at this
In embodiment, due in the source region 4 adjacent with cellular MOS device channel region, from source region 4 toward device channel region direction by its element
Concentration reduce successively, equivalent to device all cellulars connect a resistance, using the positive temperature characterisitic of this semiconductor resistor,
Can reduce current convergence phenomenon (as shown in figure 3, in figure dotted line be device turn off process in hole current line, it can be seen that
There is no current convergence phenomenon), the current balance of first intercellular is realized, so as to reduce the generation of partial failure.
In the present embodiment, the element of disposable injection source region 4 can be that the first conduction type element can also be second
Conduction type element.First conduction type element specifically refers to N-type element in the present embodiment, and the second conduction type element is at this
P-type element is specifically referred in embodiment.The selection of the first conduction type element or the second conduction type element it is main according to
The type of cellular MOS device substrate in the actual production of family, when cellular MOS device substrate is P type substrates, then disposable injection
The element of source region 4 is the first conduction type element, i.e. N-type element；When cellular MOS device substrate is N type substrates, then once
Property injection source region 4 element be the second conduction type element, i.e. p-type element.In embodiments of the present invention, by the first conduction type
Element or the second conduction type element are disposably injected in source region 4 so that element injection technology simplerization and high efficiency,
The cost of manufacture of device is decreased simultaneously.
The present invention causes that angle increases with the distance of the metal of source region 4 on polysilicon gate 6, is reduced by the inclination of the side wall of polysilicon gate 6
The lateral resistance of the well region 3 under grid, source short-circuit failure rate and polysilicon gate 6, improves the latch-up immunity of device；Meanwhile,
The concentration distribution of the gradient type of the formation of source region 4 is disposably injected by element, hole current is reduced while process simplification
In source region 4 and the depletion region corner of well region 3 form the phenomenon of current crowding, it is to avoid cause device failure due to current convergence
Situation occur.
These are only presently preferred embodiments of the present invention, be not intended to limit the invention, it is all it is of the invention spirit and
Any modification, equivalent and improvement for being made within principle etc., should be included within the scope of the present invention.
Claims (10)
1. a kind of modified power semiconductor devices, including multiple cellular MOS devices, it is characterised in that the cellular MOS device
The polysilicon gate source region with inclined side wall, the cellular MOS device there is element disposably to inject the gradient type of formation
Concentration distribution.
2. modified power semiconductor devices as claimed in claim 1, it is characterised in that the concentration distribution of the gradient type from
Source region is successively decreased successively toward device channel region direction.
3. modified power semiconductor devices as claimed in claim 1, it is characterised in that from source region toward device channel region side
To the width of the concentration distribution of the gradient type is in the range of 0.10~0.25 micron.
4. modified power semiconductor devices as claimed in claim 1, it is characterised in that the element is the first conduction type
Element or the second conduction type element.
5. modified power semiconductor devices as claimed in claim 1, it is characterised in that the inclination angle of the side wall 60~
In the range of 80 degree.
6. a kind of preparation method of modified power semiconductor devices, the modified power semiconductor devices includes multiple cellulars
MOS device, it is characterised in that methods described comprises the steps after prepared by the source region of the cellular MOS device：
Polysilicon gate side wall to the cellular MOS device is performed etching, and makes polysilicon gate side wall be inclined side wall；
Source region to the cellular MOS device injects element, and there is element disposably to inject to make the source region of the cellular MOS device
The concentration distribution of the gradient type of formation.
7. the preparation method of modified power semiconductor devices as claimed in claim 6, it is characterised in that the gradient type
Concentration distribution is successively decreased successively from source region toward device channel region direction.
8. the preparation method of modified power semiconductor devices as claimed in claim 6, it is characterised in that from source region toward device
Channel region direction, the width of the concentration distribution of the gradient type is in the range of 0.10~0.25 micron.
9. the preparation method of modified power semiconductor devices as claimed in claim 6, it is characterised in that the element is the
One conduction type element or the second conduction type element.
10. the preparation method of modified power semiconductor devices as claimed in claim 6, it is characterised in that the side wall
Inclination angle is in the range of 60~80 degree.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710007826.4A CN106784222A (en) | 2017-01-05 | 2017-01-05 | A kind of modified power semiconductor devices and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710007826.4A CN106784222A (en) | 2017-01-05 | 2017-01-05 | A kind of modified power semiconductor devices and preparation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106784222A true CN106784222A (en) | 2017-05-31 |
Family
ID=58951006
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710007826.4A Pending CN106784222A (en) | 2017-01-05 | 2017-01-05 | A kind of modified power semiconductor devices and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106784222A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5830787A (en) * | 1993-03-18 | 1998-11-03 | Lg Semicon Co., Ltd. | Method for fabricating a thin film transistor |
| CN103390641A (en) * | 2013-04-27 | 2013-11-13 | 中国东方电气集团有限公司 | Insulated gate bipolar transistor and self-alignment manufacturing method thereof |
-
2017
- 2017-01-05 CN CN201710007826.4A patent/CN106784222A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5830787A (en) * | 1993-03-18 | 1998-11-03 | Lg Semicon Co., Ltd. | Method for fabricating a thin film transistor |
| CN103390641A (en) * | 2013-04-27 | 2013-11-13 | 中国东方电气集团有限公司 | Insulated gate bipolar transistor and self-alignment manufacturing method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107799582B (en) | Trench gate charge storage type insulated gate bipolar transistor and manufacturing method thereof | |
| CN103383958B (en) | A kind of RC-IGBT device and making method thereof | |
| CN103413824B (en) | A kind of RC-LIGBT device and preparation method thereof | |
| JP2007311627A (en) | Semiconductor device and its manufacturing method | |
| CN107731898B (en) | CSTBT device and manufacturing method thereof | |
| CN107275406B (en) | A kind of silicon carbide TrenchMOS device and preparation method thereof | |
| CN105118862A (en) | VDMOS device with anti-SEU effect | |
| CN106129110B (en) | A kind of binary channels RC-IGBT device and preparation method thereof | |
| CN110504310A (en) | A kind of RET IGBT and preparation method thereof with automatic biasing PMOS | |
| CN105489644B (en) | IGBT device and preparation method thereof | |
| CN107731923B (en) | The silicon carbide super-junction MOSFET device and preparation method of a kind of low on-resistance, small grid charge | |
| CN106067481B (en) | A kind of binary channels RC-IGBT device and preparation method thereof | |
| CN107731922B (en) | A kind of low on-resistance silicon carbide super-junction MOSFET device and preparation method with floating area | |
| CN103872101A (en) | Insulated gate field effect transistor and manufacture method thereof | |
| CN105762182A (en) | IGBT device with high latching resisting capability | |
| CN105789270A (en) | VDMOS device with variable dielectric side | |
| CN102054702A (en) | Method for manufacturing groove power MOSFET device | |
| CN104299990A (en) | IGBT (Insulated Gate Bipolar Transistor) and manufacture method thereof | |
| CN102290436B (en) | Novel structure for back side of IGBT and preparation method thereof | |
| CN102544083B (en) | MOS (metal oxide semiconductor) power device and manufacturing method thereof | |
| CN106784222A (en) | A kind of modified power semiconductor devices and preparation method thereof | |
| CN103928507A (en) | Reverse-conducting double-insulated-gate bipolar transistor | |
| CN105097508A (en) | Fabrication method for charge stored insulated gate bipolar transistor (IGBT) | |
| CN113838914A (en) | RET IGBT device structure with separation gate structure and manufacturing method | |
| CN103579323B (en) | A kind of wide cellular insulated gate bipolar transistor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170531 |
|
| RJ01 | Rejection of invention patent application after publication |