CN106784143A - 一种GaAs PIN光电探测器件含硅化合物的刻蚀方法 - Google Patents

一种GaAs PIN光电探测器件含硅化合物的刻蚀方法 Download PDF

Info

Publication number
CN106784143A
CN106784143A CN201611180851.4A CN201611180851A CN106784143A CN 106784143 A CN106784143 A CN 106784143A CN 201611180851 A CN201611180851 A CN 201611180851A CN 106784143 A CN106784143 A CN 106784143A
Authority
CN
China
Prior art keywords
containing compound
silicon
photoelectric detectors
pin photoelectric
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201611180851.4A
Other languages
English (en)
Other versions
CN106784143B (zh
Inventor
陈�峰
陈一峰
余晓波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Hiwafer Technology Co Ltd
Original Assignee
Chengdu Hiwafer Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Hiwafer Technology Co Ltd filed Critical Chengdu Hiwafer Technology Co Ltd
Priority to CN201611180851.4A priority Critical patent/CN106784143B/zh
Publication of CN106784143A publication Critical patent/CN106784143A/zh
Application granted granted Critical
Publication of CN106784143B publication Critical patent/CN106784143B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/184Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electromagnetism (AREA)
  • Light Receiving Elements (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

本发明涉及半导体制造业技术领域,尤其涉及一种GaAs PIN光电探测器件含硅化合物的刻蚀方法,所述GaAs PIN光电探测器件具体为在晶圆上生长含硅化合物,在含硅化合物上采用光刻工艺形成刻蚀图形,该方法包括如下步骤:采用2‑5次反应离子束方法刻蚀含硅化合物,每次按照预设时长刻蚀含硅化合物;采用BOE腐蚀液进行湿法刻蚀工艺,从而提高了刻蚀效率。

Description

一种GaAs PIN光电探测器件含硅化合物的刻蚀方法
技术领域
本发明涉及半导体制造业技术领域,尤其涉及一种GaAs PIN光电探测器件含硅化合物的刻蚀方法。
背景技术
现有在不同材料满足不同波长的通信应用需求中,当探测器的工作波长范围在0.4 μm到1.0 μm之间时,硅(Si)是探测器最常用的材料。以Ge为材料的光探测器通常适用于波长超过1.8 μm的环境。但Si与Ge都是间接带隙的材料,所以导致以上材料生长的探测器的应用带宽和效率相对较小。因此,实际的光电探测器多采用直接带隙的半导体材料,尤其是Ⅲ-Ⅴ族半导体材料,如GaAs等。实际使用中,短波尤其是850nm光通信,如在大型数据交换中心,多采用GaAs PIN光电探测器。
在GaAs PIN光电探测器件制作过程中,由于需将P层金属与N层金属有效隔离,并进行器件平坦化考虑,需刻蚀较厚的含Si化合物层如SiN,厚度范围为0.5~2μm。较厚的SiN层,导致在进行引线刻蚀时,单纯的湿法或干法刻蚀,已不能满足工艺需求:单纯的干法刻蚀,由于刻蚀时间较长,一般在10分钟以上,刻蚀过程中,升温较多,易导致光胶碳化,且刻蚀过程中,一般会加上10%的过度刻蚀时间,以保证SiN刻蚀干净,但器件表面的P型半导体层较薄,多为500 A~3000 A,极易损伤P层;单纯采用湿法,虽刻蚀时间可降低至5分钟以内,但由于湿法使得光刻胶粘附性较差,易造成图形边缘过度刻蚀。
因此,现有技术中在含硅化合物的刻蚀中存在刻蚀效率低,刻蚀不适当的技术问题。
发明内容
本发明实施例通过提供一种GaAs PIN光电探测器件含硅化合物的刻蚀方法,解决了现有技术中在含硅化合物的刻蚀中存在刻蚀效率低,刻蚀不适当的技术问题。
为了解决上述技术问题,本发明提供了一种GaAs PIN光电探测器件含硅化合物的刻蚀方法,所述GaAs PIN光电探测器件具体为在晶圆上生长含硅化合物,在含硅化合物上采用光刻工艺形成刻蚀图形,包括如下步骤:
采用2-5次反应离子束方法对含硅化合物进行刻蚀,每次按照预设时长刻蚀含硅化合物;
采用BOE腐蚀液进行湿法刻蚀工艺。
进一步地,采用2-5次反应离子束方法对含硅化合物进行刻蚀,每次按照预设时长刻蚀含硅化合物中,每次刻蚀的预设时长为至多5分钟,每次刻蚀深度为0.2~0.3μm,且每次刻蚀后需冷却至室温。
采用本发明中的一个或者多个技术方案,具有如下有益效果:
本发明采用的GaAs PIN光电探测器件含硅化合物的刻蚀方法,采用多次干法刻蚀与最后采用湿法刻蚀的方法,完成较厚含硅化合物的刻蚀,进而提高了刻蚀效率。
附图说明
图1为本发明实施例中GaAs PIN光电探测器件含硅化合物的刻蚀方法的步骤流程示意图;
图2为本发明实施例中该GaAs PIN光电探测器件含硅化合物经刻蚀后的结构示意图。
具体实施方式
本发明实施例提供了一种GaAs PIN光电探测器件含硅化合物的刻蚀方法,解决了现有技术中在含硅化合物的刻蚀中存在刻蚀效率低,刻蚀不适当的技术问题。
为了解决上述技术问题,下面将结合说明书附图以及具体的实施方式对本发明的技术方案进行详细的说明。
本发明实施例提供了一种GaAs PIN光电探测器件含硅化合物的刻蚀方法,该GaAsPIN光电探测器件具体为在晶圆上生长含硅化合物,在含硅化合物上采用光刻工艺形成刻蚀图形。如图1所示,该方法包括:S101,采用2-5次反应离子束方法对含硅化合物进行刻蚀,每次按照预设时长刻蚀含硅化合物;S102,采用氟化物腐蚀液(BOE)进行湿法刻蚀工艺。
在具体的实施方式中,该晶圆具体为GaAs。
优选地,该含硅化合物具体为SiN或SiO2
优选地,在晶圆10上生长硅化合物20具体为在晶圆10上采用化学气相沉积或反应溅射方法生长含硅化合物20。
在S101中所采用的反应离子束方法中采用的气体为F基气体,具体为CF4或SF6。在该S101中采用2-5次反应粒子束方法刻蚀含硅化合物,每次按照预设时长刻蚀含硅化合物,该预设时长为至多5分钟,采用较大功率,每次刻蚀深度为0.2~0.3μm,且每次刻蚀后需冷却至室温。该步骤中采用多次干法刻蚀方法。
接着,在S102中采用湿法刻蚀方法进行刻蚀,具体是采用BOE腐蚀液进行刻蚀,该BOE腐蚀液为稀释后的腐蚀液,该BOE腐蚀液的体积浓度为1%~5%,该刻蚀深度为0.1~0.2μm,刻蚀时长至多15秒。
经刻蚀后,该GaAs PIN光电探测器件含硅化合物结构示意图如图2所示。
通过上述将干法刻蚀和湿法刻蚀相结合,从而提高了刻蚀效率。
该刻蚀方法还可以应用于所有光电子和微电子器件制作用涉及含硅化合物或其他介质的刻蚀工艺中,在本发明实施例中就不再详细赘述了。
尽管已描述了本发明的优选实施例,但本领域内的技术人员一旦得知了基本创造性概念,则可对这些实施例作出另外的变更和修改。所以,所附权利要求意欲解释为包括优选实施例以及落入本发明范围的所有变更和修改。
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。

Claims (7)

1.一种GaAs PIN光电探测器件含硅化合物的刻蚀方法,所述GaAs PIN光电探测器件具体为在晶圆上生长含硅化合物,在含硅化合物上采用光刻工艺形成刻蚀图形,其特征在于,包括如下步骤:
采用2-5次反应离子束方法刻蚀含硅化合物,每次按照预设时长刻蚀含硅化合物;
采用BOE腐蚀液进行湿法刻蚀工艺。
2.根据权利要求1所述的GaAs PIN光电探测器件含硅化合物的刻蚀方法,其特征在于,所述晶圆具体为GaAs。
3.根据权利要求1所述的GaAs PIN光电探测器件含硅化合物的刻蚀方法,其特征在于,所述含硅化合物具体为SiN或SiO2
4.根据权利要求1所述的GaAs PIN光电探测器件含硅化合物的刻蚀方法,其特征在于,在晶圆上生长含硅化合物具体为在晶圆上采用化学气相沉积或反应溅射方法生长含硅化合物。
5.根据权利要求1所述的GaAs PIN光电探测器件含硅化合物的刻蚀方法,其特征在于,所述反应离子束方法中采用的气体为F基气体,具体为CF4或SF6
6.根据权利要求1所述的GaAs PIN光电探测器件含硅化合物的刻蚀方法,其特征在于,采用2-5次反应离子束方法刻蚀含硅化合物,每次按照预设时长刻蚀含硅化合物中,每次刻蚀的预设时长为至多5分钟,每次刻蚀深度为0.2~0.3μm,每次刻蚀后需冷却至室温。
7.根据权利要求1所述的GaAs PIN光电探测器件含硅化合物的刻蚀方法,其特征在于,所述BOE腐蚀液体积浓度为1%~5%,刻蚀深度为0.1~0.2μm,刻蚀时长至多15秒。
CN201611180851.4A 2016-12-20 2016-12-20 一种GaAs PIN光电探测器件含硅化合物的刻蚀方法 Active CN106784143B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611180851.4A CN106784143B (zh) 2016-12-20 2016-12-20 一种GaAs PIN光电探测器件含硅化合物的刻蚀方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611180851.4A CN106784143B (zh) 2016-12-20 2016-12-20 一种GaAs PIN光电探测器件含硅化合物的刻蚀方法

Publications (2)

Publication Number Publication Date
CN106784143A true CN106784143A (zh) 2017-05-31
CN106784143B CN106784143B (zh) 2018-07-06

Family

ID=58890695

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611180851.4A Active CN106784143B (zh) 2016-12-20 2016-12-20 一种GaAs PIN光电探测器件含硅化合物的刻蚀方法

Country Status (1)

Country Link
CN (1) CN106784143B (zh)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04250620A (ja) * 1990-06-12 1992-09-07 Thomson Csf 半導体素子における金属接点の自己整合方法及び自己整合性半導体
US5998916A (en) * 1998-03-11 1999-12-07 Samsung Display Devices Co., Ltd. Field emission device resistors and method for fabricating the same
CN101017116A (zh) * 2006-10-09 2007-08-15 南京师范大学 法布里-珀罗型光纤压力传感器及其制作方法
CN101383480A (zh) * 2007-09-07 2009-03-11 北京大学 一种制备氮化镓基半导体激光器的p型电极的方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04250620A (ja) * 1990-06-12 1992-09-07 Thomson Csf 半導体素子における金属接点の自己整合方法及び自己整合性半導体
US5998916A (en) * 1998-03-11 1999-12-07 Samsung Display Devices Co., Ltd. Field emission device resistors and method for fabricating the same
CN101017116A (zh) * 2006-10-09 2007-08-15 南京师范大学 法布里-珀罗型光纤压力传感器及其制作方法
CN101383480A (zh) * 2007-09-07 2009-03-11 北京大学 一种制备氮化镓基半导体激光器的p型电极的方法

Also Published As

Publication number Publication date
CN106784143B (zh) 2018-07-06

Similar Documents

Publication Publication Date Title
EP1316115B1 (en) Metal catalyst technique for texturing silicon solar cells
JP6511516B2 (ja) ゲルマニウム・オン・インシュレータ基板の製造方法
US20100147370A1 (en) Multiple stack deposition for epitaxial lift off
CN103021840B (zh) 防止钝化层过刻蚀的方法
CN103882378B (zh) 一种三硼酸氧钙钇晶体(ycob)高激光损伤阈值增透膜的制备方法
CN109065449B (zh) 外延结构的减薄方法
CN101958234A (zh) 光刻刻蚀制作工艺
CN105584986B (zh) 一种硅深孔刻蚀方法
CN110808533B (zh) 一种高速dfb芯片中含铝材料的高温icp刻蚀方法
US8222153B2 (en) Textured single crystal
CN104810245B (zh) 改善沟槽形貌方法
KR20120072328A (ko) 중간 에피택셜 구조 및 에피택셜 구조의 제조 방법
CN106784143B (zh) 一种GaAs PIN光电探测器件含硅化合物的刻蚀方法
CN102513314A (zh) 具有氧化钇包覆层的工件的污染物的处理方法
TW201324838A (zh) 具有空氣介質層之半導體光電元件及空氣介質層之製作方法
CN108987541A (zh) 一种三元复合图形衬底的制作方法
JP7364688B2 (ja) トレンチに薄膜を堆積する方法
CN108269884B (zh) 一种金刚线切割多晶硅太阳电池绒面的制备方法
TW201829742A (zh) 濕蝕刻表面處理法及其方法製得的微孔矽晶片
CN104979312A (zh) 半导体结构及其制备方法
JP2006228963A (ja) 半導体ウエハの製造方法
CN104810268A (zh) 沟槽型功率器件栅氧化层的制备方法
CN105448645A (zh) 焊垫的处理方法
US20240096638A1 (en) Methods to prevent surface charge induced cd-dependent etching of material formed within features on a patterned substrate
JP2005005615A (ja) ダイヤモンド電子素子の製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant