CN106663598B - 用于去除在外延生长期间形成的核的方法 - Google Patents

用于去除在外延生长期间形成的核的方法 Download PDF

Info

Publication number
CN106663598B
CN106663598B CN201680000867.4A CN201680000867A CN106663598B CN 106663598 B CN106663598 B CN 106663598B CN 201680000867 A CN201680000867 A CN 201680000867A CN 106663598 B CN106663598 B CN 106663598B
Authority
CN
China
Prior art keywords
semiconductor
method described
semiconductor structures
semiconductor structure
subset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680000867.4A
Other languages
English (en)
Chinese (zh)
Other versions
CN106663598A (zh
Inventor
李齐珩
罗栗
金映植
郑宇植
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Esprit Technology Co Ltd
Original Assignee
Esprit Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Esprit Technology Co Ltd filed Critical Esprit Technology Co Ltd
Publication of CN106663598A publication Critical patent/CN106663598A/zh
Application granted granted Critical
Publication of CN106663598B publication Critical patent/CN106663598B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/69Etching of wafers, substrates or parts of devices using masks for semiconductor materials
    • H10P50/691Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
    • H10P50/692Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their composition, e.g. multilayer masks or materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/60Wet etching
    • H10P50/64Wet etching of semiconductor materials
    • H10P50/642Chemical etching
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00Cleaning of wafers, substrates or parts of devices
    • H10P70/20Cleaning during device manufacture
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00Cleaning of wafers, substrates or parts of devices
    • H10P70/50Cleaning of wafers, substrates or parts of devices characterised by the part to be cleaned

Landscapes

  • Recrystallisation Techniques (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Weting (AREA)
  • Thin Film Transistor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Chemical Vapour Deposition (AREA)
CN201680000867.4A 2015-05-22 2016-05-23 用于去除在外延生长期间形成的核的方法 Active CN106663598B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562165816P 2015-05-22 2015-05-22
US62/165,816 2015-05-22
US15/051,362 US9378950B1 (en) 2015-05-22 2016-02-23 Methods for removing nuclei formed during epitaxial growth
US15/051,362 2016-02-23
PCT/US2016/033783 WO2016191371A1 (en) 2015-05-22 2016-05-23 Methods for removing nuclei formed during epitaxial growth

Publications (2)

Publication Number Publication Date
CN106663598A CN106663598A (zh) 2017-05-10
CN106663598B true CN106663598B (zh) 2018-08-07

Family

ID=56136460

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680000867.4A Active CN106663598B (zh) 2015-05-22 2016-05-23 用于去除在外延生长期间形成的核的方法

Country Status (6)

Country Link
US (1) US9378950B1 (cg-RX-API-DMAC7.html)
EP (2) EP3608944A1 (cg-RX-API-DMAC7.html)
JP (1) JP6787786B2 (cg-RX-API-DMAC7.html)
KR (2) KR102424567B1 (cg-RX-API-DMAC7.html)
CN (1) CN106663598B (cg-RX-API-DMAC7.html)
WO (1) WO2016191371A1 (cg-RX-API-DMAC7.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10256093B2 (en) * 2015-11-30 2019-04-09 Alliance For Sustainable Energy, Llc Selective area growth of semiconductors using patterned sol-gel materials
US10366884B1 (en) * 2018-11-08 2019-07-30 Stratio Methods for forming a germanium island using selective epitaxial growth and a sacrificial filling layer
KR102763596B1 (ko) 2019-03-25 2025-02-10 삼성전자주식회사 반도체 소자
FR3128819B1 (fr) * 2021-11-02 2023-09-22 Commissariat Energie Atomique Procédé de traitement de surface

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4910164A (en) * 1988-07-27 1990-03-20 Texas Instruments Incorporated Method of making planarized heterostructures using selective epitaxial growth
JPH04188719A (ja) * 1990-11-21 1992-07-07 Mitsubishi Electric Corp 選択埋込み成長法
JPH0521357A (ja) * 1991-07-10 1993-01-29 Fujitsu Ltd 半導体装置の製造方法
JPH08203833A (ja) * 1995-01-20 1996-08-09 Hitachi Ltd 半導体装置の製造方法
US5981400A (en) * 1997-09-18 1999-11-09 Cornell Research Foundation, Inc. Compliant universal substrate for epitaxial growth
US8278176B2 (en) * 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films
WO2010061615A1 (ja) * 2008-11-28 2010-06-03 住友化学株式会社 半導体基板の製造方法、半導体基板、電子デバイスの製造方法、および反応装置
SG169921A1 (en) * 2009-09-18 2011-04-29 Taiwan Semiconductor Mfg Improved fabrication and structures of crystalline material
JP2011108692A (ja) * 2009-11-12 2011-06-02 Ulvac Japan Ltd Cmosデバイス用シリコンウェハの製造方法
CN103367553B (zh) * 2012-03-28 2016-01-20 清华大学 外延衬底的制备方法
JP5931780B2 (ja) * 2013-03-06 2016-06-08 東京エレクトロン株式会社 選択エピタキシャル成長法および成膜装置
JP2014181170A (ja) * 2013-03-21 2014-09-29 Mitsubishi Chemicals Corp 半導体バルク結晶および半導体バルク結晶の製造方法

Also Published As

Publication number Publication date
EP3608944A1 (en) 2020-02-12
JP2018515904A (ja) 2018-06-14
WO2016191371A1 (en) 2016-12-01
EP3111466A1 (en) 2017-01-04
EP3111466A4 (en) 2017-03-29
US9378950B1 (en) 2016-06-28
JP6787786B2 (ja) 2020-11-18
KR20180029091A (ko) 2018-03-19
KR102424567B1 (ko) 2022-07-25
CN106663598A (zh) 2017-05-10
KR20170029638A (ko) 2017-03-15

Similar Documents

Publication Publication Date Title
US20240363439A1 (en) Structure and formation method of fin-like field effect transistor
US9136332B2 (en) Method for forming a nanowire field effect transistor device having a replacement gate
US9773865B2 (en) Self-forming spacers using oxidation
US7928436B2 (en) Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods
US10037921B2 (en) Structure and formation method of fin-like field effect transistor
JP7074393B2 (ja) 異なる歪み状態を有するフィン構造を含む半導体構造を作製するための方法及び関連する半導体構造
US20150255576A1 (en) Semiconductor device and method for fabricating the same
CN106328538A (zh) 自对准硅锗鳍式fet
KR20060026447A (ko) 회로 디바이스를 포함하는 장치 및 그 장치의 제조 방법
US9129938B1 (en) Methods of forming germanium-containing and/or III-V nanowire gate-all-around transistors
CN103094089A (zh) 鳍式场效应晶体管栅极氧化物
CN106663598B (zh) 用于去除在外延生长期间形成的核的方法
US20160322500A1 (en) Fin field effect transistor including a strained epitaxial semiconductor shell
CN103794498B (zh) 一种半导体器件及其制备方法
US20160276434A1 (en) Semiconductor device formed with nanowire
JP2012516555A5 (cg-RX-API-DMAC7.html)
US20210013112A1 (en) Vertical field-effect transistor (vfet) devices and methods of forming the same
KR20150000386A (ko) 응력 변형된 반도체 구조물 형성 방법
CN106653676B (zh) 衬底结构、半导体器件以及制造方法
TW200425335A (en) A method of forming an element of a microelectronic circuit
CN109817514A (zh) 绝缘层上半导体基板与其形成方法
CN104752352A (zh) 半导体器件及其制作方法
TW201428829A (zh) 半導體裝置之製造方法
HK1237991B (zh) 用於去除在外延生长期间形成的核的方法
HK1237991A1 (en) Methods for removing nuclei formed during epitaxial growth

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20171124

Address after: Seoul, South Kerean

Applicant after: Esprit Technology Co. Ltd.

Address before: American California

Applicant before: Esprit Technology Co. Ltd.

REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1237991

Country of ref document: HK

GR01 Patent grant
GR01 Patent grant