CN106549047A - 一种纳米线无结晶体管及其制备方法 - Google Patents
一种纳米线无结晶体管及其制备方法 Download PDFInfo
- Publication number
- CN106549047A CN106549047A CN201610957456.6A CN201610957456A CN106549047A CN 106549047 A CN106549047 A CN 106549047A CN 201610957456 A CN201610957456 A CN 201610957456A CN 106549047 A CN106549047 A CN 106549047A
- Authority
- CN
- China
- Prior art keywords
- nano
- dielectric
- active layer
- drain region
- source region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002070 nanowire Substances 0.000 title claims abstract description 25
- 238000002360 preparation method Methods 0.000 title claims abstract description 19
- 239000002090 nanochannel Substances 0.000 claims abstract description 60
- 239000011159 matrix material Substances 0.000 claims description 23
- 230000004888 barrier function Effects 0.000 claims description 21
- 238000005530 etching Methods 0.000 claims description 16
- 239000000463 material Substances 0.000 claims description 9
- 239000002019 doping agent Substances 0.000 claims description 3
- 239000013078 crystal Substances 0.000 claims 4
- 239000004065 semiconductor Substances 0.000 abstract description 16
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000000059 patterning Methods 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 238000007715 excimer laser crystallization Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 206010068052 Mosaicism Diseases 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 210000003765 sex chromosome Anatomy 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78663—Amorphous silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Plasma & Fusion (AREA)
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
本发明公开了一种纳米线无结晶体管及其制备方法,该晶体管内设置的多条纳米沟道线的各两端分别连接源区、漏区,且与源区、漏区属于同种类型掺杂的半导体材料,不仅增加了晶体管的开态电流,而且提高了晶体管的均一性,同时将该多条纳米沟道线以堆叠方式设置于有源层上,提高了晶体管的集成度。
Description
技术领域
本发明涉及半导体器件领域,特别是涉及一种纳米线无结晶体管及其制备方法。
背景技术
传统PN结互补金属氧化物半导体晶体管的均一性易受半导体的尺寸差异、掺杂导致的阻抗差异及实际有效沟道的差异等因素的影响,对由此类晶体管构成的元器件的集成化、小型化不利。
发明内容
本发明主要解决的技术问题是提供一种纳米线无结晶体管及其制备方法,以改善晶体管均一性和提高晶体管集成度。
本发明提供一种纳米线无结晶体管,所述纳米线无结晶体管包括:有源层、源区、源电极、漏区、漏电极、栅电极、第一绝缘介质及至少两条纳米沟道线;
其中,所述源区、所述漏区设置于所述有源层上,所述至少两条纳米沟道线以堆叠方式设置于所述有源层上,且各两端分别连接所述源区、所述漏区;所述源区、所述漏区及所述纳米沟道线为同一掺杂材料;所述源电极、漏电极分别设置于所述源区、所述漏区上;所述第一绝缘介质设置于所述纳米沟道线与所述栅电极之间。
其中,所述第一绝缘介质包围所述纳米沟道线;所述栅电极完全包裹所述第一绝缘介质。
其中,所述纳米线无结晶体管还进一步包括第二绝缘介质,所述第二绝缘介质铺设于所述有源层及所述栅电极两侧。
其中,所述源电极、所述漏电极及所述栅电极为同一材料制作。
其中,所述纳米线无结晶体管还进一步包括阻挡层,所述阻挡层位于所述有源层背对所述源区、所述漏区的一侧。
本发明提供一种纳米线无结晶体管的制备方法,包括以下步骤:
准备基体;
刻蚀所述基体以形成有源层、源区、漏区及至少两条纳米沟道线,其中,所述源区、所述漏区设置于所述有源层上,所述至少两条纳米沟道线以堆叠方式设置于所述有源层上,且各两端分别连接所述源区、所述漏区;
在所述源区、所述漏区上分别形成源电极、漏电极,所述纳米沟道线外依次形成第一绝缘介质、栅电极,使得所述第一绝缘介质设置于所述纳米沟道线与所述栅电极之间。
其中,在所述准备基体步骤之前,进一步包括;
形成阻挡层,所述阻挡层位于所述有源层背对所述源区、所述漏区的一侧。
其中,所述刻蚀所述基体以形成有源层、源区、漏区及至少两条纳米沟道线步骤之后,在所述源区、所述漏区上分别形成源电极、漏电极,所述纳米沟道线外依次形成第一绝缘介质、栅电极,使得所述第一绝缘介质设置于所述纳米沟道线与所述栅电极之间步骤之前,进一步包括:
除去刻蚀保护层;
形成第二绝缘介质,将所述第二绝缘介质铺设于所述有源层及所述栅电极两侧。
其中,在所述准备基体步骤之后,所述刻蚀所述基体以形成有源层、源区、漏区及至少两条纳米沟道线步骤之前,进一步包括:
形成所述刻蚀保护层。
其中,刻蚀所述基体的循环次数决定了所述纳米沟道线的数量。
本发明的有益效果是:区别于现有技术,本发明纳米线无结晶体管及其制备方法通过设置多条纳米沟道线来增加晶体管的开态电流;通过设置多条纳米沟道线的各两端分别连接源区、漏区,且与源区、漏区属于同种类型掺杂的半导体材料来减少半导体的尺寸差异、掺杂导致的阻抗差异及实际有效沟道的差异等对晶体管均一性的影响。同时,通过将多条纳米沟道线以堆叠方式设置于有源层上来缩小晶体管的体积,从而提高晶体管的集成度。
附图说明
图1是本发明纳米线无结晶体管一实施例的结构示意图;
图2是图1实施例中纳米线无结晶体管工作时纳米沟道线内电子分布情况示意图;
图3是图1实施例纳米线无结晶体管制备方法的流程示意图;
图4是图1实施例中有源层被刻蚀之前纳米线无结晶体管的结构示意图;
图5是图1实施例中ONO结构包围纳米沟道线的结构截面示意图;
图6是图1实施例纳米线无结晶体管另一制备方法的流程示意图;
图7是图6实施例中步骤S61的具体步骤流程示意图;
图8是图6实施例中步骤S62的具体步骤流程示意图;
图9是图6实施例中步骤S64的具体步骤流程示意图;
图10是图1实施例中刻蚀第二绝缘介质后的纳米线无结晶体管的结构示意图。
具体实施方式
参阅图1,本实施例纳米线无结晶体管包括有源层102、源区104、源电极105、漏区106、漏电极107、至少两条纳米沟道线108、109、113、栅电极110及第一绝缘介质111(未标出)。
其中,源区104、漏区106设置于有源层102上,至少两条纳米沟道线108、109、113以堆叠方式设置于有源层102上,且各两端分别连接源区104、漏区106;所述源区104、漏区106及至少两条纳米沟道线108、109、113为同一掺杂材料;源电极105、漏电极107分别设置于源区104、漏区106上;第一绝缘介质111设置于至少两条纳米沟道线108、109、113与栅电极110之间。
进一步,在本实施例中源电极105、漏电极107及栅电极110为同一材料制作;第一绝缘介质111包围至少两条纳米沟道线108、109、113。
在一个应用场景中,栅电极110完全包裹第一绝缘介质111。在其它应用场景中,可根据晶体管具体功能需求设置栅电极110的铺设方式。
此外,本实施例还包括阻挡层101及第二绝缘介质103、1031、1032;其中,阻挡层101位于玻璃或PI等基板上,主要用于阻挡有源层102离子注入时的漏电;且有源层102位于阻挡层101上;第二绝缘介质103、1031、1032分别铺设于有源层102上及栅电极110两侧。
本实施例纳米线无结晶体管利用栅电极110电压的大小来控制纳米沟道线108的电流大小。具体原理请参阅图2,当栅电极110电压小于阈值电压时,纳米沟道线108的沟道处于电子耗尽状态,此时,只要源电极105、漏电极107之间的电压差不超过击穿电压,该晶体管都处于断开状态;当栅电极110电压等于阈值电压时,纳米沟道线108的沟道中心位置有电子浓度,若此时源电极105、漏电极107之间有电压差,则该晶体管处于导通状态,具有电流;当栅电极110电压大于阈值电压时,纳米沟道线108的沟道变宽,电流变大;而当栅电极110电压远大于阈值电压时,纳米沟道线108的沟道如同简单电阻器,电流达到峰值。
参阅图3,上述实施例纳米线无结晶体管可以采用如下方法制备:
步骤S31:准备基体401。
如图4所示,第一半导体材料上层经过掺杂形成基体401,基体401在高温下退火处理,进行离子活化。
在一个应用场景中,基体401的掺杂类型是N型,在其它应用场景中,可以根据纳米线无结晶体管制备的具体需求而使用P型,具体不做限定。
步骤S32:刻蚀基体401以形成有源层102、源区104、漏区106及至少两条纳米沟道线108、109、113,其中,源区104、漏区103设置于有源层102上,至少两条纳米沟道线108、109、113以堆叠方式设置于有源层上102,且各两端分别连接源区104、漏区106。
具体的,如图4所示,用与聚合物403对应的刻蚀气体刻蚀基体401,以得到源区104、漏区106及至少两条纳米沟道线108、109、113。
其中,刻蚀基体401的循环次数决定了得到纳米沟道线的数量,纳米沟道线的数量越大,晶体管的开态电流越大。
在一个应用场景中,刻蚀基体401的循环次数为3,得到3条纳米沟道线108、109、113,在其它应用场景中,刻蚀有源层102的循环次数根据纳米线无结晶体管制备的具体需求可变。
步骤S33:在源区104、漏区106上分别形成源电极105、漏电极107,至少两条纳米沟道线108、109、113外依次形成第一绝缘介质(未标出)、栅电极110,使所述第一绝缘介质设置于至少两条纳米沟道线108、109、113与栅电极110之间。
在一个应用场景中,化学气相沉淀沉积(CVD)ONO(氧化物501-氮化物502-氧化物503)结构(如图5所示)为第一绝缘介质504,并包围纳米沟道线108、109、113,图5为第一绝缘介质504包围纳米沟道线108的情况;然后CVD沉积第二半导体材料作栅电极110、源电极105、漏电极107,其中,栅电极110完全包裹第一绝缘介质504,源电极105、漏电极107分别设置在源区104、漏区106上。
在另一个应用场景中,栅电极110、源电极105、漏电极107的制作步骤同步进行。在其他应用场景中,也可非同步进行,具体不做限定。
参阅图6,可选地,在步骤S31之前,进一步包括;
步骤S61:形成阻挡层101,阻挡层101位于有源层102背对源区104、漏区106的一侧。
可选地,参阅图7,步骤S61进一步包括:
步骤S71:在玻璃或者PI等基板上CVD沉积第二半导体材料。
步骤S72:第二半导体材料经过准分子激光晶化(ELA)得到第一半导体材料。
步骤S73:第一半导体材料下层经过掺杂作为阻挡层101,主要用于阻挡第一半导体材料上层离子注入时的漏电。
参阅图6,可选地,在步骤S31之后,步骤S32之前,进一步包括:
步骤S62:形成刻蚀保护层402,如图4所示,该刻蚀保护层402包括图案化的刻蚀阻挡层404及聚合物403。
可选地,参阅图8,步骤S62进一步包括:
步骤S81:CVD沉积刻蚀阻挡层404,刻蚀阻挡层404经过光刻、干刻形成图案化的刻蚀阻挡层404,图案化的刻蚀阻挡层404覆盖在基体401上将要形成源区104、漏区106及纳米线108的位置。
步骤S82:再将聚合物403覆盖于图案化的刻蚀阻挡层404,形成刻蚀保护层402。
其中,图案化的刻蚀阻挡层404是第一半导体材料的氧化物。
在一个应用场景中,聚合物402是C4F8,在其它应用场景中,也可以是其它聚合物。
参阅图6,可选地,在步骤S32之后,在步骤S33之前,进一步包括:
步骤S63:除去刻蚀保护层402。
步骤S64:形成第二绝缘介质103,将第二绝缘介质103铺设于有源层102及栅电极110两侧。
可选地,参阅图9,步骤S64进一步包括:
步骤S91:CVD沉积第二绝缘介质103,并对第一绝缘介质103进行化学机械抛光,平坦化。
步骤S92:挖孔第二绝缘介质103,经光刻、干刻露出堆叠式纳米沟道线108、109、113及源区104、漏区106,如图10所示。
其中,第二绝缘介质103是第二半导体材料的氧化物;源区104、漏区106及纳米线108、109、113都是上述第一半导体材料通过同种元素掺杂而形成的,因此没有PN结存在。
其中,第一半导体材料随第二半导体材料而定。
在一个应用场景中,第二半导体材料是非晶硅(a-Si),在其它应用场景中,第二半导体材料可以是其它半导体材料,具体不做限定。
区别于现有技术,上述实施例通过设置多条纳米沟道线来增加晶体管的开态电流;通过将多条纳米沟道线以堆叠方式设置于有源层上来缩小晶体管的体积;通过设置多条纳米沟道线的各两端分别连接源区、漏区,且与源区、漏区属于同种类型掺杂的半导体材料来提高晶体管的均一性问题。通过上述方式,本发明纳米线无结晶体管及其制备方法能够在保证满足晶体管开态电流大小需求的同时,进一步提高晶体管的集成度,而且晶体管的均一性也得到了提高。
区别于现有技术,上述实施例中,利用第一绝缘介质包围纳米沟道线,利用栅电极完全包裹第一绝缘介质,通过这种结构能够增强栅电极对纳米沟道线电子浓度的控制能力,有利于增大晶体管开态电流、提高晶体管的集成度。
以上所述仅为本发明的实施方式,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其它相关的技术领域,均同理包括在本发明的专利保护范围内。
Claims (10)
1.一种纳米线无结晶体管,其特征在于,包括:
有源层、源区、源电极、漏区、漏电极、栅电极、第一绝缘介质及至少两条纳米沟道线;
其中,所述源区、所述漏区设置于所述有源层上,所述至少两条纳米沟道线以堆叠方式设置于所述有源层上,且各两端分别连接所述源区、所述漏区;
所述源区、所述漏区及所述纳米沟道线为同一掺杂材料;
所述源电极、漏电极分别设置于所述源区、所述漏区上;
所述第一绝缘介质设置于所述纳米沟道线与所述栅电极之间。
2.根据权利要求1所述的晶体管,其特征在于,
所述第一绝缘介质包围所述纳米沟道线;
所述栅电极完全包裹所述第一绝缘介质。
3.根据权利要求1所述的晶体管,其特征在于,
进一步包括第二绝缘介质,所述第二绝缘介质铺设于所述有源层及所述栅电极两侧。
4.根据权利要求1至3任一项所述的晶体管,其特征在于,
所述源电极、所述漏电极及所述栅电极为同一材料制作。
5.根据权利要求1至3任一项所述的晶体管,其特征在于,
进一步包括阻挡层,所述阻挡层位于所述有源层背对所述源区、所述漏区的一侧。
6.一种纳米线无结晶体管的制备方法,其特征在于,包括以下步骤:
准备基体;
刻蚀所述基体以形成有源层、源区、漏区及至少两条纳米沟道线,其中,所述源区、所述漏区设置于所述有源层上,所述至少两条纳米沟道线以堆叠方式设置于所述有源层上,且各两端分别连接所述源区、所述漏区;
在所述源区、所述漏区上分别形成源电极、漏电极,所述纳米沟道线外依次形成第一绝缘介质、栅电极,使得所述第一绝缘介质设置于所述纳米沟道线与所述栅电极之间。
7.根据权利要求6所述的晶体管制备方法,其特征在于,
在所述准备基体步骤之前,进一步包括;
形成阻挡层,所述阻挡层位于所述有源层背对所述源区、所述漏区的一侧。
8.根据权利要求6所述的晶体管制备方法,其特征在于,
在所述刻蚀所述基体以形成有源层、源区、漏区及至少两条纳米沟道线步骤之后,在所述源区、所述漏区上分别形成源电极、漏电极,所述纳米沟道线外依次形成第一绝缘介质、栅电极,使得所述第一绝缘介质设置于所述纳米沟道线与所述栅电极之间步骤之前,进一步包括:
除去刻蚀保护层;
形成第二绝缘介质,将所述第二绝缘介质铺设于所述有源层及所述栅电极两侧。
9.根据权利要求6所述的晶体管制备方法,其特征在于,
在所述准备基体步骤之后,在所述刻蚀所述基体以形成有源层、源区、漏区及至少两条纳米沟道线步骤之前,进一步包括:
形成所述刻蚀保护层。
10.根据权利要求6至8任一项所述的晶体管制备方法,其特征在于,
刻蚀所述基体的循环次数决定了所述纳米沟道线的数量。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610957456.6A CN106549047B (zh) | 2016-11-03 | 2016-11-03 | 一种纳米线无结晶体管及其制备方法 |
PCT/CN2016/106039 WO2018082118A1 (zh) | 2016-11-03 | 2016-11-16 | 一种纳米线无结晶体管及其制备方法 |
US15/314,057 US10192954B2 (en) | 2016-11-03 | 2016-11-16 | Junctionless nanowire transistor and manufacturing method for the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610957456.6A CN106549047B (zh) | 2016-11-03 | 2016-11-03 | 一种纳米线无结晶体管及其制备方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106549047A true CN106549047A (zh) | 2017-03-29 |
CN106549047B CN106549047B (zh) | 2020-10-02 |
Family
ID=58393648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610957456.6A Active CN106549047B (zh) | 2016-11-03 | 2016-11-03 | 一种纳米线无结晶体管及其制备方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10192954B2 (zh) |
CN (1) | CN106549047B (zh) |
WO (1) | WO2018082118A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018082118A1 (zh) * | 2016-11-03 | 2018-05-11 | 武汉华星光电技术有限公司 | 一种纳米线无结晶体管及其制备方法 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090065852A1 (en) * | 2007-09-11 | 2009-03-12 | Horng-Chih Lin | Nonvolatile memory device with nanowire channel and method for fabricating the same |
US20120126197A1 (en) * | 2010-11-19 | 2012-05-24 | National Chiao Tung University | Structure and process of basic complementary logic gate made by junctionless transistors |
CN102916048A (zh) * | 2012-10-24 | 2013-02-06 | 中国科学院半导体研究所 | 一种基于体硅材料的无结硅纳米线晶体管及其制备方法 |
CN103730502A (zh) * | 2012-10-10 | 2014-04-16 | 三星电子株式会社 | 半导体器件及其制造方法 |
CN104011868A (zh) * | 2011-12-19 | 2014-08-27 | 英特尔公司 | Ⅲ族-n纳米线晶体管 |
CN104011849A (zh) * | 2011-12-23 | 2014-08-27 | 英特尔公司 | Cmos纳米线结构 |
US20140353574A1 (en) * | 2012-05-17 | 2014-12-04 | The Board Of Trustees Of The University Of Illinois | Field effect transistor structure comprising a stack of vertically separated channel nanowires |
CN104603920A (zh) * | 2012-09-28 | 2015-05-06 | 英特尔公司 | 沟槽限定的外延生长器件层 |
US20150372111A1 (en) * | 2014-06-18 | 2015-12-24 | Globalfoundries Inc. | Methods of forming nanowire devices with spacers and the resulting devices |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9012284B2 (en) * | 2011-12-23 | 2015-04-21 | Intel Corporation | Nanowire transistor devices and forming techniques |
US9034717B2 (en) * | 2013-10-16 | 2015-05-19 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor-on-insulator structure and method of fabricating the same |
CN106549047B (zh) * | 2016-11-03 | 2020-10-02 | 武汉华星光电技术有限公司 | 一种纳米线无结晶体管及其制备方法 |
-
2016
- 2016-11-03 CN CN201610957456.6A patent/CN106549047B/zh active Active
- 2016-11-16 US US15/314,057 patent/US10192954B2/en active Active
- 2016-11-16 WO PCT/CN2016/106039 patent/WO2018082118A1/zh active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090065852A1 (en) * | 2007-09-11 | 2009-03-12 | Horng-Chih Lin | Nonvolatile memory device with nanowire channel and method for fabricating the same |
US20120126197A1 (en) * | 2010-11-19 | 2012-05-24 | National Chiao Tung University | Structure and process of basic complementary logic gate made by junctionless transistors |
CN104011868A (zh) * | 2011-12-19 | 2014-08-27 | 英特尔公司 | Ⅲ族-n纳米线晶体管 |
CN104011849A (zh) * | 2011-12-23 | 2014-08-27 | 英特尔公司 | Cmos纳米线结构 |
US20140353574A1 (en) * | 2012-05-17 | 2014-12-04 | The Board Of Trustees Of The University Of Illinois | Field effect transistor structure comprising a stack of vertically separated channel nanowires |
CN104603920A (zh) * | 2012-09-28 | 2015-05-06 | 英特尔公司 | 沟槽限定的外延生长器件层 |
CN103730502A (zh) * | 2012-10-10 | 2014-04-16 | 三星电子株式会社 | 半导体器件及其制造方法 |
CN102916048A (zh) * | 2012-10-24 | 2013-02-06 | 中国科学院半导体研究所 | 一种基于体硅材料的无结硅纳米线晶体管及其制备方法 |
US20150372111A1 (en) * | 2014-06-18 | 2015-12-24 | Globalfoundries Inc. | Methods of forming nanowire devices with spacers and the resulting devices |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018082118A1 (zh) * | 2016-11-03 | 2018-05-11 | 武汉华星光电技术有限公司 | 一种纳米线无结晶体管及其制备方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2018082118A1 (zh) | 2018-05-11 |
CN106549047B (zh) | 2020-10-02 |
US20180197952A1 (en) | 2018-07-12 |
US10192954B2 (en) | 2019-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103986447B (zh) | 双极半导体开关及其制造方法 | |
CN103779419B (zh) | 半导体装置 | |
CN103035721B (zh) | 超级结器件及其制造方法 | |
CN103035720B (zh) | 超级结器件及其制作方法 | |
TWI229941B (en) | High voltage metal-oxide semiconductor device | |
CN103474428B (zh) | 集成式双向超低电容tvs器件及其制造方法 | |
CN103579309B (zh) | 在沟槽中包括电介质结构的半导体器件 | |
CN113611750A (zh) | Soi横向匀场高压功率半导体器件及制造方法和应用 | |
CN103050523B (zh) | 绝缘栅双极型晶体管及其制造方法 | |
CN102842502B (zh) | 绝缘栅双极晶体管及其制作方法 | |
CN102097479A (zh) | 一种低压埋沟vdmos器件 | |
CN102184945A (zh) | 一种槽栅型mosfet器件 | |
CN201163629Y (zh) | 带有多晶硅场板的功率mos场效应管 | |
CN102148164A (zh) | Vdmos器件的形成方法 | |
CN104638024A (zh) | 一种基于soi的横向恒流二极管及其制造方法 | |
CN106158927A (zh) | 一种优化开关特性的超结半导体器件及制造方法 | |
CN104282751B (zh) | 高集成度高迁移率源漏栅辅控型无结晶体管 | |
US20160099256A1 (en) | Semiconductor memory device and method for manufacturing same | |
CN103681817A (zh) | Igbt器件及其制作方法 | |
CN106549047A (zh) | 一种纳米线无结晶体管及其制备方法 | |
CN104638021A (zh) | 一种横向恒流二极管及其制造方法 | |
CN104282750B (zh) | 主辅栅分立控制u形沟道无掺杂场效应晶体管 | |
CN101719721B (zh) | 低压电源 | |
CN103426760B (zh) | P型ldmos表面沟道器件的制造工艺 | |
CN104638022A (zh) | 一种soi横向恒流二极管及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |