CN106452448A - Switched capacitor integrator with chopping function - Google Patents
Switched capacitor integrator with chopping function Download PDFInfo
- Publication number
- CN106452448A CN106452448A CN201610914595.0A CN201610914595A CN106452448A CN 106452448 A CN106452448 A CN 106452448A CN 201610914595 A CN201610914595 A CN 201610914595A CN 106452448 A CN106452448 A CN 106452448A
- Authority
- CN
- China
- Prior art keywords
- switching tube
- electronic circuit
- outfan
- copped wave
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 title claims abstract description 40
- 238000005070 sampling Methods 0.000 claims abstract description 103
- 230000010354 integration Effects 0.000 claims abstract description 45
- 230000005611 electricity Effects 0.000 claims description 7
- 210000001367 artery Anatomy 0.000 claims 1
- 210000003462 vein Anatomy 0.000 claims 1
- 238000000034 method Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000004579 marble Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/368—Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
- H03M3/37—Compensation or reduction of delay or phase error
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Amplifiers (AREA)
Abstract
The present invention discloses a switched capacitor integrator with a chopping function. The switched capacitor integrator comprises a sampling module and an integration module; the sampling module comprises a first chopping sub-circuit and a sampling sub-circuit; the integration module comprises an integration sub-circuit and a second chopping circuit; and the integrator further comprises 24 two-phase non-overlapping clock switches, 4 sampling capacitors, 2 integration capacitors and 1 operational amplifier, wherein the 24 two-phase non-overlapping clock switches are divided into five groups, the 4 sampling capacitors can be sampled by an in-phase input end and an anti-phase input end through 8 chopping switches, and the integration capacitors carry out real-time integration adjustment under the control of non-overlapping clocks based on the input change of a previous time point. Compared with a traditional switched capacitor integrator, the switched capacitor integrator of the invention adopting the above structure can carry out sampling and integration simultaneously and alternately and can realize two times of sampling and integration in one clock period so as to improve sampling efficiency.
Description
Technical field
The present invention relates to a kind of switched-capacitor integrator, more particularly to a kind of switched-capacitor integrator with copped wave, are suitable for
In sigma-delta modulator, belong to microelectronics technology.
Background technology
At present, sigma-delta modulator is that one kind is especially suitable for high-resolution digital to analog converter.By over-sampling and
Noise shaping techniques, it is possible to achieve the effective bandwidth of high s/n ratio, be widely used in high-quality DAB, medical electronics,
Motor driver etc..
Can only once be sampled/be integrated within a clock cycle using traditional sigma-delta modulator, and
Sigma-delta modulator needs ten hundreds of data to carry out statistical average, after the useful data for adopting more, is modulated
The signal resolution of reduction is higher, and with increasing for desired data, the manipulator working time can increase.If a clock cycle
Interior energy realizes sampling twice, and the time of integration and sampling can double, and advantageously reduce amplifier index, so as to reduce amplifier
Power consumption；External clock can also reduce by one times, it is possible to decrease clock signal is disturbed.
Most of quantizing noise can be pushed into by the distinctive over-sampling of sigma-delta modulator and noise shaping techniques
Outside effective bandwidth, the noise that in band, remaining quantizing noise and the Incomplete matching by circuit etc. bring can not still be ignored.
Content of the invention
In order to solve the above problems, it is contemplated that a kind of switched-capacitor integrator of invention, can improve adopting for integrator
Sample rate, and the noise for even eliminating that interior remaining quantizing noise and the Incomplete matching by circuit etc. bring can be reduced.
In order to realize object above, technical scheme is as follows：A kind of switched-capacitor integrator with copped wave, including
Sampling module and integration module, the sampling module includes the first copped wave electronic circuit and sampling electronic circuit, the integration module bag
Include integration electronic circuit and the second copped wave electronic circuit.
The first copped wave electronic circuit first input end connects homophase input voltage signal, and the connection of the second input is anti-phase defeated
Enter voltage signal, the first copped wave electronic circuit coordinates sampling electronic circuit, and the voltage signal of homophase, inverting input is sampled.
The sampling first input end of electronic circuit, the second input, the 3rd input and the 4th input respectively with institute
The first outfan, the second outfan, the 3rd outfan and the connection of the 4th outfan of the first copped wave electronic circuit is stated, and is cut first
Under the cooperation of the copped wave sequential of marble circuit, the corresponding moment homophase of output, the sampled signal of reversed-phase output.
The integration first input end of electronic circuit, the second input, the 3rd input and the 4th input respectively with adopt
First outfan of appearance circuit, the second outfan, the 3rd outfan and the connection of the 4th outfan, and in the second copped wave electronic circuit
Lower output integration the first outfan of electronic circuit of cooperation and the integral result of the second outfan.
The first input end of the second copped wave electronic circuit and the second input respectively with the integration electronic circuit in the
Three outfans and the connection of the 4th outfan；First outfan of the second copped wave electronic circuit and the second outfan respectively with described
First outfan of product integration electronic circuit and the connection of the second outfan.
Further, the first copped wave electronic circuit include first switch pipe Q1, second switch pipe Q2, the 3rd switching tube Q3,
Four switching tube Q4, the 5th switching tube Q5, the 6th switching tube Q6, the 7th switching tube Q7 and the 8th switching tube Q8, the first switch
Pipe Q1, second switch pipe Q2, the first input end phase of the 3rd switching tube Q3, the 4th switching tube Q4 and the first copped wave electronic circuit
Connect；The 5th switching tube Q5, the 6th switching tube Q6, the 7th switching tube Q7, the 8th switching tube Q8 and the first copped wave son electricity
Second input on road is connected with each other；The control signal of the control end of the first switch pipe Q1 is with the 5th switching tube Q5's
The control signal of control end is identical, and they are all connected with the clock pulse signal；The other end of the first switch pipe Q1, described
The other end of the 6th switching tube Q6 is connected with each other with the first outfan of the first copped wave electronic circuit；The second switch pipe Q2
Control end control signal identical with the control signal of the control end of the 6th switching tube Q6, they are all connected with the clock
Pulse signal；The other end of the second switch pipe Q2, the other end of the 5th switching tube Q5 and first copped wave son electricity
Second outfan on road is connected with each other；The control signal of the control end of the 3rd switching tube Q3 is with the 7th switching tube Q7's
The control signal of control end is identical, and they are all connected with the clock pulse signal；The other end of the 3rd switching tube Q3, described
The other end of the 8th switching tube Q8 is connected with each other with the 4th outfan of the first copped wave electronic circuit；The 4th switching tube Q4
Control end control signal identical with the control signal of the control end of the 8th switching tube Q8, they are all connected with the clock
Pulse signal；The other end of the 4th switching tube Q4, the other end of the 7th switching tube Q7 and first copped wave son electricity
3rd outfan on road is connected with each other.
Further, the sampling electronic circuit includes the 9th switching tube Q9, the tenth switching tube Q10, the 11st switching tube
Q11, twelvemo close pipe Q12 and the first sampling capacitance C1, the second sampling capacitance C2, the 3rd sampling capacitance C3 and the 4th sampling electricity
Hold C4, one end of the 9th switching tube Q9, the bottom crown of the first sampling capacitance C1 and the first copped wave electronic circuit
First outfan is connected with each other；The control end that the control end of the 9th switching tube Q9, twelvemo close pipe Q12 is identical, they
It is all connected with the clock pulse signal；The other end of the 9th switching tube Q9, the bottom crown of sampling capacitance C2 and described first
Second outfan of copped wave electronic circuit is connected with each other；One end of the tenth switching tube Q10, the bottom crown of the sampling capacitance C3
It is connected with each other with the 3rd outfan of the first copped wave electronic circuit；The control end of the tenth switching tube Q10, the described 11st
The control end of switching tube Q11 is identical, and they are all connected with the clock pulse signal；The other end of the tenth switching tube Q10, adopt
The bottom crown of sample electric capacity C4 is connected with each other with the 4th outfan of the first copped wave electronic circuit；The top crown of sampling capacitance C1,
One end of the 11st switching tube Q11 is connected with each other with the first outfan of the sampling electronic circuit；The sampling capacitance C2
Top crown, the other end of the 11st switching tube Q11 with described sampling electronic circuit the second outfan be connected with each other；Described
One end that the top crown of sampling capacitance C3, the twelvemo close pipe Q12 is mutual with the 3rd outfan of the sampling electronic circuit
Connection；The top crown of the sampling capacitance C4, the twelvemo close the other end and the 4th of the sampling electronic circuit of pipe Q12
Outfan is connected with each other.
Further, the integration electronic circuit includes the 13rd switching tube Q13, the 14th switching tube Q14, the 15th switch
Pipe Q15, sixteenmo close pipe Q16, the 17th switching tube Q17, eighteenmo close pipe Q18, the 19th switching tube Q19, the 20th
Switching tube Q20, and integrating capacitor C5, integrating capacitor C6 and an operational amplifier U；Second copped wave electronic circuit includes the 21st
Switching tube Q21, the second twelvemo close pipe Q22, the 23rd switching tube Q23 and the 24th switching tube Q24；Described 13rd opens
The one end for closing pipe Q13 connects the first outfan of the sampling electronic circuit, the control of the control end of the 13rd switching tube Q13
Signal, the control end of the 14th switching tube Q14 control signal all identical with the control signal of the 9th switching tube Q9；
The other end of the 13rd switching tube Q13, the sixteenmo close pipe Q16 one end, the one of the 17th switching tube Q17
End, the in-phase input end of the 20th switching tube Q20 and operational amplifier U are connected with each other；The 14th switching tube Q14's
One end is connected with the second outfan of the sampling electronic circuit；The other end of the 14th switching tube Q14, the described 15th
One end, one end of the 19th switching tube Q19 and the computing of pipe Q18 is closed in one end of switching tube Q15, the eighteenmo
The inverting input of amplifier U is connected with each other；The other end of the 15th switching tube Q15 and the 3rd of the sampling electronic circuit
Outfan is connected；The control signal of the control end of the 15th switching tube Q15, the sixteenmo close the control of pipe Q16
The control signal at end is identical with the control signal of the tenth switching tube Q10；The sixteenmo closes the other end of pipe Q16 and institute
The 4th outfan for stating sampling electronic circuit is connected；The other end of the 17th switching tube Q17, the eighteenmo close pipe
The other end of Q18 is connected with each other with the top crown of integrating capacitor C5；The control signal of the 17th switching tube Q17 control end with
The control signal of the 19th switching tube Q19 control end is identical, is the clock pulse control circuit；The eighteenmo
The control signal for closing pipe Q18 control end is identical with the control signal of the 20th switching tube Q20 control end, is the clock
Pulse control signal；The other end of the 19th switching tube Q19, the other end of the 20th switching tube Q20 and the product
The top crown of electric capacity C6 is divided to be connected with each other；The bottom crown of integrating capacitor C5, the 20th of the second copped wave electronic circuit 102 the
One end of two switching tube Q22, one end of the 23rd switching tube Q23 of the second copped wave electronic circuit 102 and integration
First outfan of circuit is connected with each other；The bottom crown of integrating capacitor C6, the 20th of the second copped wave electronic circuit 102 the
One end of one switching tube Q21, one end of the 24th switching tube Q24 of the second copped wave electronic circuit and the integration electronic circuit
The second outfan be connected with each other；3rd outfan of the integration electronic circuit, the first input of the second copped wave electronic circuit
End, the other end of the 21st switching tube Q21, second twelvemo close the other end of pipe Q22 and the operation amplifier
The reversed-phase output of device U is connected with each other；The control end of the 21st switching tube Q21, the 23rd switching tube Q23
The control signal of control end is identical, and they are all connected with the clock pulse signal；4th outfan of the integration electronic circuit, institute
State the second input of the second copped wave electronic circuit, the other end of the 23rd switching tube Q23, the 24th switching tube
The other end of Q24 is connected with each other with the in-phase output end of the operational amplifier U；Second twelvemo closes the control of pipe Q22
End, the control end of the 24th switching tube Q24 control signal identical, they are all connected with the clock pulse signal.
Compared with prior art, the present invention has advantages below and remarkable result：Switched-capacitor integrator in the present invention
Positive-negative input end all can be sampled to 4 sampling capacitances under the control of clock pulses, make sampling with integration and meanwhile interlock into
OK, it is achieved that double sampling is completed within a clock cycle and integrate twice, improve sampling efficiency；In the present invention, copped wave is opened
The use of pass, on the one hand, coordinated input signal to each sampling, the use of integrating capacitor, meanwhile, serve reduction and even eliminate
The direct current of sigma-delta modulator and the effect of low-frequency noise.
Description of the drawings
Fig. 1 is the circuit structure diagram of the switch capacitance integrator circuit with copped wave in the embodiment of the present invention；
Fig. 2 is the switching sequence figure of the switch capacitance integrator circuit with copped wave in the embodiment of the present invention；
Fig. 3 is the difference sequential working figure of the switch capacitance integrator circuit with copped wave in the embodiment of the present invention.
Specific embodiment
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with enforcement of the accompanying drawing to the present invention
Example is described in further detail.
A kind of switched-capacitor integrator circuit with copped wave in the present embodiment, its integrated circuit structure is as shown in figure 1, bag
Sampling module and integration module is included, the sampling module includes the first copped wave electronic circuit 101 and sampling electronic circuit, the integration mould
Block includes to integrate electronic circuit and the second copped wave electronic circuit 102.
First copped wave electronic circuit, 101 first input end connects homophase input voltage signal, the first copped wave electronic circuit 101 second
Input connects reverse inter-input-ing voltage signal, coordinates sampling electronic circuit, the voltage signal of homophase, inverting input is adopted
Sample；The first input end of sampling electronic circuit, the second input, the 3rd input and the 4th input are electric with the first copped wave respectively
First outfan on road 101, the second outfan, the 3rd outfan and the 4th outfan are connected, and in the first copped wave electronic circuit 101
Copped wave sequential cooperation under, the sampled signal of the corresponding moment homophase of output and reversed-phase output；The first of integration electronic circuit is defeated
Enter the first outfan of end, the second input, the 3rd input and the 4th input respectively with sampling electronic circuit, the second output
End, the 3rd outfan and the 4th outfan are connected, and under the cooperation of the second copped wave electronic circuit 102 output integration electronic circuit the
One outfan and the integral result of the second outfan；The first input end of the second copped wave electronic circuit 102 and the second input are respectively
Be connected with the 3rd outfan and the 4th outfan in the integration electronic circuit, the first outfan of the second copped wave electronic circuit 102 with
Second outfan is connected with the first outfan for integrating electronic circuit and the second outfan respectively.
The described switched-capacitor integrator with copped wave, the first copped wave electronic circuit 101 includes：8 switching tubes, first switch
Pipe Q1, second switch pipe Q2, the 3rd switching tube Q3, the 4th switching tube Q4, the 5th switching tube Q5, the 6th switching tube Q6, the 7th switch
Pipe Q7With the 8th switching tube Q8.The first switch pipe Q1, second switch pipe Q2, the 3rd switching tube Q3, the 4th switching tube Q4With
The first input end of one copped wave electronic circuit 101 is connected with each other；The 5th switching tube Q5, the 6th switching tube Q6, the 7th switching tube
Q7, the 8th switching tube Q8It is connected with each other with the second input of the first copped wave electronic circuit 101；First switch pipe Q1Control end with
5th switching tube Q5Control end identical, they are all connected with clock pulse signal；First switch pipe Q1The other end, the 6th switch
Pipe Q6The other end be connected with each other with the first outfan of the first copped wave electronic circuit 101；Second switch pipe Q2Control end and the 6th
Switching tube Q6Control end identical, they are all connected with clock pulse signal；Second switch pipe Q2The other end, the 5th switching tube Q5
The other end be connected with each other with the second outfan of the first copped wave electronic circuit 101；3rd switching tube Q3Control end open with the 7th
Close pipe Q7Control end identical, they are all connected with clock pulse signal；3rd switching tube Q3The other end, the 8th switching tube Q8's
The other end is connected with each other with the 4th outfan of the first copped wave electronic circuit 101；4th switching tube Q4Control end and the 8th switch
Pipe Q8Control end identical, they are all connected with clock pulse signal；4th switching tube Q4The other end, the 7th switching tube another
The 3rd outfan with the first copped wave electronic circuit 101 is held to be connected with each other.
Described sampling electronic circuit includes the first copped wave electronic circuit 101, the 9th switching tube Q9, the tenth switching tube Q10, the tenth
One switching tube Q11, twelvemo close pipe Q12And sampling capacitance C1, sampling capacitance C2, sampling capacitance C3With sampling capacitance C4.Wherein,
9th switching tube Q9One end, sampling capacitance C1Bottom crown be connected with each other with the first outfan of the first copped wave electronic circuit 101；
9th switching tube Q9Control end and twelvemo close pipe Q12Control end identical, they are all connected with clock pulse signal；9th
Switching tube Q9The other end, sampling capacitance C2Bottom crown be all connected with each other with the second outfan of the first copped wave electronic circuit 101；
Tenth switching tube Q10One end, sampling capacitance C3Bottom crown be connected with each other with the 3rd outfan of the first copped wave electronic circuit 101；
Tenth switching tube Q10Control end, the 11st switching tube Q11Control end identical, they are all connected with clock pulse signal；Tenth
Switching tube Q10The other end, sampling capacitance C4Bottom crown, the 4th outfan of the first copped wave electronic circuit 101 is connected with each other；Adopt
Sample electric capacity C1Top crown, the 11st switching tube Q11One end with sampling electronic circuit the first outfan be connected with each other；Sampling electricity
Hold C2Top crown, the 11st switching tube Q11The other end, sampling electronic circuit the second outfan be connected with each other；Sampling capacitance C3
Top crown, twelvemo close pipe Q12One end with sampling electronic circuit the 3rd outfan be connected with each other；Sampling capacitance C4Upper
Pole plate, twelvemo close pipe Q12The other end with sampling electronic circuit the 4th outfan be connected with each other.
Described integration module includes the second copped wave electronic circuit 102, the 13rd switching tube Q13, the 14th switching tube Q14,
15 switching tube Q15, sixteenmo close pipe Q16, the 17th switching tube Q17, eighteenmo close pipe Q18, the 19th switching tube Q19,
20 switching tube Q20, and integrating capacitor C5, integrating capacitor C6With an operational amplifier U.
Wherein, the second copped wave electronic circuit 102：Including the 21st switching tube Q21, the second twelvemo close pipe Q22, the 20th
Three switching tube Q23With the 24th switching tube Q24.
The 13rd switching tube Q13One end with sampling electronic circuit the first outfan be connected；13rd switching tube Q13
The control signal of control end, the 14th switching tube Q14The control signal of control end and the 9th switching tube Q9Control signal phase
With；13rd switching tube Q13The other end, sixteenmo close pipe Q16One end, the 17th switching tube Q17One end, the 20th open
Close pipe Q20It is connected with each other with the in-phase input end of operational amplifier U；14th switching tube Q14One end and the of sampling electronic circuit
Two outfans are connected；14th switching tube Q14The other end, the 15th switching tube Q15One end, eighteenmo close pipe Q18's
One end, the 19th switching tube Q19One end be connected with each other with the inverting input of operational amplifier U；15th switching tube Q15's
The other end is connected with the 3rd outfan of sampling electronic circuit；15th switching tube Q15Control end control signal, the 16th
Switching tube Q16The control signal of control end and the tenth switching tube Q10Control signal identical；Sixteenmo closes pipe Q16Another
Hold and be connected with the 4th outfan of sampling electronic circuit；17th switching tube Q17The other end, eighteenmo close pipe Q18Another
End and integrating capacitor C5Top crown be connected with each other；17th switching tube Q17The control signal of control end and the 19th switching tube Q19
The control signal of control end is identical, is clock pulse control circuit；Eighteenmo closes pipe Q18The control signal of control end and
20 switching tube Q20The control signal of control end is identical, is clock pulse control circuit；19th switching tube Q19Another
End, the 20th switching tube Q20The other end and integrating capacitor C6Top crown be connected with each other；Integrating capacitor C5Bottom crown, second
Second twelvemo of copped wave electronic circuit 102 closes pipe Q22One end, the 23rd switching tube Q of the second copped wave electronic circuit 10223's
One end is connected with each other with the first outfan of integration electronic circuit；Integrating capacitor C6Bottom crown, the of the second copped wave electronic circuit 102
21 switching tube Q21One end, the 24th switching tube Q of the second copped wave electronic circuit 10224One end and integration electronic circuit
Second outfan is connected with each other；Integration the 3rd outfan of electronic circuit, the first input end of the second copped wave electronic circuit, the 21st
Switching tube Q21The other end, the second twelvemo close pipe Q22The other end be connected with each other with the reversed-phase output of operational amplifier U；
21st switching tube Q21Control end, the 23rd switching tube Q23Control end control signal identical, when they are all connected with
Clock signal；4th outfan of integration electronic circuit, the second input of the second copped wave electronic circuit, the 23rd switching tube Q23
The other end, the 24th switching tube Q24The other end be connected with the in-phase output end of operational amplifier U；Second twelvemo is closed
Pipe Q22Control end, the 24th switching tube Q24Control end control signal identical, they are all connected with clock pulse signal.
In the present embodiment, the time sequential pulse of each switching tube is as shown in Figure 2.
In Fig. 1, the corresponding pulse sequence of switching tube：Φ1、Φ2, Φ3、Φ4, Φ5、Φ6And S1.Φ7、S2.Φ7And S1.
Φ8、S2.Φ8It is non-overlapping clock, wherein, S two-by-two1.Φ7Represent S1Representative clock pulse signal and Φ7When representative
Clock signal is carried out and computing, S2.Φ7And S1.Φ8、S2.Φ8Can the like, and by S1Or S2Whether work and can divide
For two groups of different states：Work as S1Work, and Φ4In normal open state when, switch S1.Φ7Or S1.Φ8Work, prolongs ignoring
In the case of, S1.Φ7Or S1.Φ8Switching sequence be respectively equivalent to Φ2And Φ1；Work as Φ1During work, Vip is divided with Vin
Other to C4、C3Bottom crown sampled, integrating capacitor C5、C6Respectively with sampling capacitance C2、C1Carry out charge redistribution.And work as
Φ2During work, Vip is connected sampling capacitance C respectively with Vin1、C2Bottom crown, integrating capacitor C5、C6Respectively with sampling capacitance C3、
C4Carry out charge redistribution.Shown in (a) in specific work process such as Fig. 3.
Now, work as Φ1During work,
VOut+With VOut-It is all with T as mechanical periodicity, therefore can obtains：
Now, the transmission function of first integrator reversed-phase output and in-phase output end is respectively as formula represents：
Wherein, subscript o (Φ1) represent strange phase place, subscript e (Φ2) represent even phase place.
Work as Φ2Work process and Φ1Work process be similar to, the transmission function of final reversed-phase output and in-phase output end
Respectively as shown in formula.
Therefore, work as S1During work, within a clock cycle, with Φ1And Φ2Switch switching, achievable double sampling
And integration.
Work as S2Work, and Φ3During for Live switch, S2.Φ7With S2.Φ8Switching sequence be respectively equivalent to Φ2And Φ1, its
Shown in work process such as Fig. 3 (b).Φ2During conducting, In+ and In- is respectively to C2、C1Bottom crown sampled, C5、C6Respectively with
Sampling capacitance C4、C3Carry out charge redistribution；Φ1During conducting, In+ and In- is respectively to C3、C4Bottom crown sampled, C5、C6
Respectively with sampling capacitance C1、C2Charge redistribution is carried out, its work process and S1It is similar to during work.
In addition, Fig. 3 (c) and Fig. 3 (d) represent S respectively1.Φ7Subsequent time S after closing2.Φ8Conducting, and Φ4Conducting
Process chart and S2.Φ7Subsequent time after closing, S1.Φ8Conducting, and Φ3The process chart of conducting.As shown in Figure 3
Circuit working state figure is can be seen that when clock pulse signal occurs to change, and the positive-negative input end of integrator can be to the present invention
4 sampling switch sampled, and work in any one state, sampling is carried out with integrating all to interlock simultaneously.
The content not being described in detail in this specification belongs to prior art known to professional and technical personnel in the field.
Above example is only a preferred embodiment of the present invention, but and all circuit set-up modes of non-invention
All, the equivalents done within spirit of the invention scope by all, all will be within the scope of the present invention.
Claims (4)
1. a kind of switched-capacitor integrator with copped wave, including sampling module and integration module, it is characterised in that：The sampling mould
Block includes the first copped wave electronic circuit and sampling electronic circuit, and the integration module includes to integrate electronic circuit and the second copped wave electronic circuit,
The first copped wave electronic circuit first input end connects homophase input voltage signal, the second input connection anti-phase input electricity
Pressure signal, the first copped wave electronic circuit coordinates sampling electronic circuit, and the voltage signal of homophase, inverting input is sampled；
The sampling first input end of electronic circuit, the second input, the 3rd input and the 4th input are respectively with described the
First outfan of one copped wave electronic circuit, the second outfan, the 3rd outfan and the connection of the 4th outfan, and in the first copped wave
Under the cooperation of the copped wave sequential of circuit, the corresponding moment homophase of output, the sampled signal of reversed-phase output；
The first input end of the integration electronic circuit, the second input, the 3rd input and the 4th input are sub with sampling respectively
First outfan of circuit, the second outfan, the 3rd outfan and the connection of the 4th outfan；And joining in the second copped wave electronic circuit
Close lower output integration the first outfan of electronic circuit and the integral result of the second outfan；
The first input end of the second copped wave electronic circuit and the second input respectively with the integration electronic circuit in the 3rd defeated
Go out end and the connection of the 4th outfan；First outfan of the second copped wave electronic circuit and the second outfan respectively with the integration
First outfan of electronic circuit and the connection of the second outfan.
2. the switched-capacitor integrator with copped wave as claimed in claim 1, it is characterised in that：First copped wave electronic circuit includes
One switching tube Q1, second switch pipe Q2, the 3rd switching tube Q3, the 4th switching tube Q4, the 5th switching tube Q5, the 6th switching tube Q6,
7th switching tube Q7 and the 8th switching tube Q8, the first switch pipe Q1, second switch pipe Q2, the 3rd switching tube Q3, the 4th open
The first input end for pipe Q4 being closed with the first copped wave electronic circuit is connected with each other；The 5th switching tube Q5, the 6th switching tube Q6,
7th switching tube Q7, the 8th switching tube Q8 are connected with each other with the second input of the first copped wave electronic circuit；The first switch pipe
The control signal of the control end of Q1 is identical with the control signal of the control end of the 5th switching tube Q5, when they are all connected with described
Clock signal；The other end of the first switch pipe Q1, the other end of the 6th switching tube Q6 and first copped wave
First outfan of circuit is connected with each other；The control signal of the control end of the second switch pipe Q2 and the 6th switching tube Q6
Control end control signal identical, they are all connected with the clock pulse signal；The other end of the second switch pipe Q2, institute
State the other end of the 5th switching tube Q5 and the second outfan of the first copped wave electronic circuit is connected with each other；3rd switching tube
The control signal of the control end of Q3 is identical with the control signal of the control end of the 7th switching tube Q7, when they are all connected with described
Clock signal；The other end of the 3rd switching tube Q3, the other end of the 8th switching tube Q8 and first copped wave
4th outfan of circuit is connected with each other；The control signal of the control end of the 4th switching tube Q4 and the 8th switching tube Q8
Control end control signal identical, they are all connected with the clock pulse signal；The other end of the 4th switching tube Q4, institute
State the other end of the 7th switching tube Q7 and the 3rd outfan of the first copped wave electronic circuit is connected with each other.
3. the switched-capacitor integrator with copped wave as claimed in claim 1, it is characterised in that：The sampling electronic circuit includes the
Nine switching tube Q9, the tenth switching tube Q10, the 11st switching tube Q11, twelvemo close pipe Q12 and the first sampling capacitance C1, second
Sampling capacitance C2, the 3rd sampling capacitance C3 and the 4th sampling capacitance C4, one end of the 9th switching tube Q9, first sampling
The bottom crown of electric capacity C1 is connected with each other with the first outfan of the first copped wave electronic circuit；The control of the 9th switching tube Q9
The control end that pipe Q12 is closed at end, twelvemo is identical, and they are all connected with the clock pulse signal；The 9th switching tube Q9's
The other end, the bottom crown of sampling capacitance C2 are connected with each other with the second outfan of the first copped wave electronic circuit；Described tenth opens
Close one end of pipe Q10, the bottom crown of the sampling capacitance C3 to be connected with each other with the 3rd outfan of the first copped wave electronic circuit；
The control end of the tenth switching tube Q10, the 11st switching tube Q11 control end identical, they are all connected with the clock
Pulse signal；The other end of the tenth switching tube Q10, the bottom crown of sampling capacitance C4 and the of the first copped wave electronic circuit
Four outfans are connected with each other；The top crown of sampling capacitance C1, one end of the 11st switching tube Q11 and the sampling electronic circuit
The first outfan be connected with each other；The top crown of the sampling capacitance C2, the other end of the 11st switching tube Q11 with described
Second outfan of sampling electronic circuit is connected with each other；The top crown of the sampling capacitance C3, the twelvemo close the one of pipe Q12
The 3rd outfan with the sampling electronic circuit is held to be connected with each other；The top crown of the sampling capacitance C4, the twelvemo are closed
The other end of pipe Q12 is connected with each other with the 4th outfan of the sampling electronic circuit.
4. the switched-capacitor integrator with copped wave as claimed in claim 1, it is characterised in that：The integration electronic circuit includes the
13 switching tube Q13, the 14th switching tube Q14, the 15th switching tube Q15, sixteenmo close pipe Q16, the 17th switching tube
Q17, eighteenmo close pipe Q18, the 19th switching tube Q19, the 20th switching tube Q20, and integrating capacitor C5, integrating capacitor C6 and
One operational amplifier U；Second copped wave electronic circuit include the 21st switching tube Q21, the second twelvemo close pipe Q22, the 20th
Three switching tube Q23 and the 24th switching tube Q24；One end of the 13rd switching tube Q13 connects the sampling electronic circuit
First outfan, the control signal of the control end of the 13rd switching tube Q13, the control end of the 14th switching tube Q14
Control signal all identical with the control signal of the 9th switching tube Q9；The other end of the 13rd switching tube Q13, described
Sixteenmo closes one end, one end of the 17th switching tube Q17, the 20th switching tube Q20 and the operation amplifier of pipe Q16
The in-phase input end of device U is connected with each other；One end of the 14th switching tube Q14 with described sampling electronic circuit the second outfan
It is connected；The other end of the 14th switching tube Q14, one end of the 15th switching tube Q15, the eighteenmo close pipe
One end of Q18, one end of the 19th switching tube Q19 are connected with each other with the inverting input of the operational amplifier U；Described
The other end of the 15th switching tube Q15 is connected with the 3rd outfan of the sampling electronic circuit；The 15th switching tube Q15
The control signal of control end, the sixteenmo close pipe Q16 control end control signal with the tenth switching tube Q10's
Control signal is identical；The sixteenmo is closed the other end of pipe Q16 and is connected with the 4th outfan of the sampling electronic circuit；Institute
The top crown for stating the other end, the other end of eighteenmo pass pipe Q18 and integrating capacitor C5 of the 17th switching tube Q17 is mutual
Connection；The control signal of the 17th switching tube Q17 control end and the control signal of the 19th switching tube Q19 control end
Identical, it is the clock pulse control circuit；The eighteenmo closes the control signal and the described 20th of pipe Q18 control end
The control signal of switching tube Q20 control end is identical, is the clock pulse control circuit；The 19th switching tube Q19's
The other end, the other end of the 20th switching tube Q20 are connected with each other with the top crown of integrating capacitor C6；The integration electricity
Hold the bottom crown of C5, the second twelvemo of the second copped wave electronic circuit closes one end of pipe Q22, the second copped wave electronic circuit
One end of 23rd switching tube Q23 is connected with each other with the first outfan of the integration electronic circuit；Integrating capacitor C6
Bottom crown, one end of the 21st switching tube Q21 of the second copped wave electronic circuit, the 20th of the second copped wave electronic circuit the
One end of four switching tube Q24 is connected with each other with the second outfan of the integration electronic circuit；The 3rd of the integration electronic circuit is defeated
Go out end, the first input end of the second copped wave electronic circuit, the other end of the 21st switching tube Q21, the described 20th
The other end of two switching tube Q22 is connected with each other with the reversed-phase output of the operational amplifier U；21st switching tube
The control end of Q21, the control end of the 23rd switching tube Q23 control signal identical, they are all connected with the clock arteries and veins
Rush signal；Integration the 4th outfan of electronic circuit, the second input of the second copped wave electronic circuit, the described 23rd
The in-phase output end of the other end of switching tube Q23, the other end of the 24th switching tube Q24 and the operational amplifier U
It is connected with each other；Second twelvemo closes the control letter of the control end of pipe Q22, the control end of the 24th switching tube Q24
Number identical, they are all connected with the clock pulse signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610914595.0A CN106452448A (en) | 2016-10-20 | 2016-10-20 | Switched capacitor integrator with chopping function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610914595.0A CN106452448A (en) | 2016-10-20 | 2016-10-20 | Switched capacitor integrator with chopping function |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106452448A true CN106452448A (en) | 2017-02-22 |
Family
ID=58175967
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610914595.0A Pending CN106452448A (en) | 2016-10-20 | 2016-10-20 | Switched capacitor integrator with chopping function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106452448A (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6639532B1 (en) * | 2002-07-16 | 2003-10-28 | Macronix International Co., Ltd. | Nested chopper delta-sigma modulator |
| US7038532B1 (en) * | 2003-04-15 | 2006-05-02 | University Of Rochester | Switched-capacitor high-pass mirrored integrator |
| CN101394163A (en) * | 2008-10-09 | 2009-03-25 | 捷顶微电子（上海）有限公司 | Signal conditioning circuit and dual sampling-hold circuit applying the conditioning method |
| CN101625718A (en) * | 2009-06-19 | 2010-01-13 | 复旦大学 | Double sampling integrator |
| CN102223148A (en) * | 2010-04-15 | 2011-10-19 | Nxp股份有限公司 | Ad converter |
| CN103023502A (en) * | 2012-11-19 | 2013-04-03 | 清华大学深圳研究生院 | Method for eliminating chopping waves and ripple waves and analogue-digital conversion circuit for realizing method |
| CN103281081A (en) * | 2013-06-14 | 2013-09-04 | 无锡纳讯微电子有限公司 | Capacitive-digital switching circuit based on sigma-delta modulator |
| CN103368577A (en) * | 2012-04-04 | 2013-10-23 | 快捷半导体(苏州)有限公司 | Noise reduction method and electronic cirucit based on merged MEMS accelerometer sensor chopping |
-
2016
- 2016-10-20 CN CN201610914595.0A patent/CN106452448A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6639532B1 (en) * | 2002-07-16 | 2003-10-28 | Macronix International Co., Ltd. | Nested chopper delta-sigma modulator |
| US7038532B1 (en) * | 2003-04-15 | 2006-05-02 | University Of Rochester | Switched-capacitor high-pass mirrored integrator |
| CN101394163A (en) * | 2008-10-09 | 2009-03-25 | 捷顶微电子（上海）有限公司 | Signal conditioning circuit and dual sampling-hold circuit applying the conditioning method |
| CN101625718A (en) * | 2009-06-19 | 2010-01-13 | 复旦大学 | Double sampling integrator |
| CN102223148A (en) * | 2010-04-15 | 2011-10-19 | Nxp股份有限公司 | Ad converter |
| CN103368577A (en) * | 2012-04-04 | 2013-10-23 | 快捷半导体(苏州)有限公司 | Noise reduction method and electronic cirucit based on merged MEMS accelerometer sensor chopping |
| CN103023502A (en) * | 2012-11-19 | 2013-04-03 | 清华大学深圳研究生院 | Method for eliminating chopping waves and ripple waves and analogue-digital conversion circuit for realizing method |
| CN103281081A (en) * | 2013-06-14 | 2013-09-04 | 无锡纳讯微电子有限公司 | Capacitive-digital switching circuit based on sigma-delta modulator |
Non-Patent Citations (4)
| Title |
|---|
| GILDAS LÉGER;: "On Chopper Effects in Discrete-Time ΣΔ Modulators" * |
| I.J. O\'CONNELL; C. LYDEN: "A novel double sampled chopper stabilised integrator for switched capacitor /spl Sigma//spl Delta/ modulators" * |
| LUO WANG; HUIHUI JI; QUAN SUN: "A sigma-delta modulator with a novel chopper correlated double sampled integrator" * |
| 罗志国: "一种高精确度低功耗Delta–Sigma调制器" * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101394163B (en) | Signal conditioning circuit and dual sampling-hold circuit | |
| Baher | Transfer functions for switched-capacitor and wave digital filters | |
| JPS6035830A (en) | Capaciotr circuit analog-digital converter with switch | |
| CN104184478B (en) | Complementary cascade phase inverter and increment Sigma Delta analog to digital conversion circuits | |
| CN107332563A (en) | Reduce the circuit of switching capacity input current and the method for sampling of switching capacity | |
| CN103312333A (en) | Zero-optimization integrator circuit suitable for Sigma-Delta ADC (Analog To Digital Conversion) circuit | |
| CN101521496B (en) | Low-gain switching capacitor in-phase integrator with insensitive parasitic effect and low power consumption | |
| CN106303313B (en) | The quantization summing circuit of compressed sensing cmos image sensor | |
| CN101820257A (en) | Switched capacitor circuit and analog-to-digital converter | |
| CN206472123U (en) | A kind of switched-capacitor integrator with copped wave | |
| CN106452448A (en) | Switched capacitor integrator with chopping function | |
| CN103107813B (en) | Voice frequency digital-to-analog converter (DAC) circuit with Class-AB output | |
| CN104950165A (en) | Detecting circuit and detecting method | |
| CN103716055B (en) | A kind of Pre-modulation integral multichannel parallel analog information conversion circuit | |
| CN103178849A (en) | Circulation analog-to-digital converter combined with TDC (time-to-digital converter) | |
| CN204807622U (en) | Detection circuitry | |
| CN103762989A (en) | Digital-to-analog conversion circuit | |
| CN101534097B (en) | Inverse integrator of lower-gain switch capacitance with non-sensitive parasitic effect and lower power consumption | |
| CN101926091B (en) | Voltage current converter, differentiation circuit, integration circuit, and filter circuit using converter, and voltage current conversion method | |
| CN105576966B (en) | A kind of charge pump circuit for producing positive and negative voltage sources | |
| CN203747802U (en) | Digital-to-analog conversion circuit | |
| CN203278793U (en) | Integrator circuit | |
| CN207283515U (en) | A kind of digit order number increases device | |
| TW200427234A (en) | Sample rate converting device and method, and application thereof | |
| CN203574636U (en) | Audio digital-to-analog conversion circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170222 |